

SCP30N1G12SX

1Gbit NAND + 512Mbit LPDDR2 MCP

Data Sheet

Rev. D



Revision History					
Date Version Subjects(major changes since last revision)					
2021-11	Α	Initial Release			
2022-05	В	Add DRAM IDD Spec			
2022-07	С	Add Industrial grade			
2023-02	D	Update NAND device ID info.			

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: info@unisemicon.com



PRODUCT FEATURES

Multi-Chip Package

- NAND Flash Density: 1-Gbits
- Mobile DDR2 SDRAM Density: 512-Mbits

Device Packaging

- 162 balls FBGA
- Area: 10.5 mm x 8 mm; Height: 1 mm

Operating Voltage

- NAND: 1.7V to 1.95V
- Mobile DDR2 SDRAM:

VDD1 = 1.7V to 1.95V

VDD2, VDDQ = 1.14 to 1.3V

Operating Temperature (TC):-25 °C to +85 °C (Extended) Operating Temperature (TC):-40 °C to +85 °C (Industrial)

NAND FLASH

■ X8 I/O BUS

- NAND Interface
- ADDRESS / DATA/COMMANDS Multiplexing

■ SUPPLY VOLTAGE

- VCC = 1.8 Volt core supply voltage for Program, Erase and Read operations

■ PAGE READ / PROGRAM

- (2048+64 spare) byte
- Synchronous Page Read Operation
- Random access: 25us (Max)
- Serial access: 45ns (1.7V)
- Page program time: 300us (Typ)

■ PAGE COPY BACK

- Support copy back program

■ CACHE PROGRAM

- Internal buffer to improve the program throughput

■ READ CACHE

- Support read cache

■ LEGACY/ONFI 1.0 COMMAND SET

- Open NAND Flash Interface (ONFI) 1.0 compliant

■ FAST BLOCK ERASE

- Block size:

(128K + 4K) bytes



- Block erase time: 3.0ms (Typ)

■ MEMORY CELL ARRAY

- (2K + 64) bytes x 64 pages x 1024 blocks

■ Security

- One Time Programmable (OTP) area
- Hardware program/erase disable during power transition

■ ELECTRONIC SIGNATURE

- Manufacturer Code
- Device Code

■ STATUS REGISTER

■ HARDWARE DATA PROTECTION

■ DATA RETENTION

- 100K Cycling Program / Erase cycles
- Data retention: 10 Years (4bit/528byte ECC)
- Block zero is a valid block and will be valid for at least 1K program-erase cycles with ECC

Mobile DDR2 SDRAM (S4B)

- JEDEC LPDDR2-S4B compliance
- 4 banks x 4M x 32 organization
- Data Mask for Write Control (DM)
- Four Banks controlled by BA0 & BA1
- Programmable CAS Latency:

Read latency: 8~3 Write latency: 4~1

- Programmable Wrap and No Wrap Sequence: Sequential or Interleave
- Programmable Burst Length:
 - 4, 8 or 16 for Wrap Sequential
 - 4, 8 for Wrap Interleave
 - 4 for No Wrap
- Automatic and Controlled Precharge Command
- Power Down and Deep Power Down Mode
- Auto Refresh and Self Refresh
- Refresh Interval: 4096 cycles/32ms
- Double Data Rate (DDR)
- Bidirectional Data Strobe (DQS) for input and output data, active on both edges
- Differential clock inputs CLK and /CLK
- Power Supply:

VDD1: 1.7V - 1.95V VDD2: 1.14V - 1.3V VDDQ: 1.14V - 1.3V

- Auto Temperature-Compensated Self Refresh

(Auto TCSR)

- Partial-Array Self Refresh (PASR) Option: Full,

1/2, 1/4

- Drive Strength (DS) Option:



34.3ohm,40ohm,48ohm,60ohm,80ohm,120ohm Default 40ohm

- Speed/Cycle Time
 - •2.5ns @ RL6 (LPDDR2-800)
 - 1.875ns @ RL8 (LPDDR2-1066)


Ordering Information

Product ID	NAND Flash		Mobile DDR2 SDRAM		Package	Operation Tempera-
Productib	Configuration	Speed	Speed Configuration		Fackage	ture Range
SCP30N1G12SX-18AE	1Gb (128M X 8 bits)	45ns	512Mb (16M X 32 bits)	533MHz	162 ball BGA (10.5mm x 8mm)	Extended
SCP30N1G12SX-25AE	1Gb (128M X 8 bits)	45ns	512Mb (16M X 32 bits)	400MHz	162 ball BGA (10.5mm x 8mm)	Extended
SCP30N1G12SX-18AI	1Gb (128M X 8 bits)	45ns	512Mb (16M X 32 bits)	533MHz	162 ball BGA (10.5mm x 8mm)	Industrial
SCP30N1G12SX-25AI	1Gb (128M X 8 bits)	45ns	512Mb (16M X 32 bits)	400MHz	162 ball BGA (10.5mm x 8mm)	Industrial



Ball Configuration (Top View)

(BGA 162 Ball, 10.5mmx8mmx1.0mm Body, 0.5mm Ball Pitch)





Ball Descriptions

Pin Name	Туре	Function
NAND Flash	туре	T diffetion
VCC	Supply	Power Supply
VSS_N	Supply	NAND Flash Ground relative to VCC
1/00-1/07	Input/output	The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
ALE	Input	The ALE input controls the activating path for addresses sent to the internal address registers. Addresses are latched into the address register through the I/O ports on the rising edge of WE# with ALE high.
CLE	Input	The CLE input controls the activating path for commands sent to the internal command registers. Commands are latched into the command register through the I/O ports on the rising edge of the WE# signal with CLE high.
CE#	Input	The CE input is the device selection control. When the device is in the Busy state, CE high is ignored, and the device does not return to standby mode in program or erase operation. Regarding CE# control during read operation, refer to 'Page read' section of Device operation.
RE	Input	The RE# input is the serial data-out control, and when it is active low, it drives the data onto the I/O bus. Data is valid t _{REA} after the falling edge of RE which also increments the internal column address counter by one.
WE#	Input	The WE input controls writes to the I/O ports. Commands, address and data are latched on the rising edge of the WE# pulse.
WP#	Input	The WP# pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the WP# pin is active low.
R /B#	Output	The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in progress and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
Mobile DDR2	SDRAM	
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK_t. Single Data Rate (SDR) inputs, CS_n and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK_t and CK_c. The positive Clock edge is defined by the crosspoint of a rising CK_t and a falling CK_c. The negative Clock edge is defined by the crosspoint of a falling CK_t and a rising CK_c.
CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions.CKE is considered part of the command code. CKE is sampled at the positive Clock edge.
CS_n	Input	Chip Select: CS_n is considered part of the command code and CS_n is sampled at the positive Clock edge.
CA[n:0]	Input	DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code.
DQ[n:0]	I/O	Data Inputs/Output: Bi-directional data bus. n=31 for 32 bits DQ.




Pin Name	Туре	Function
DQS[n:0]_t, DQS[n:0]_c	I/O	Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DQS_t and DQS_c). It is output with read data and input with write data. DQS_t is edge-aligned to read data and centered with write data. DQS0_t and DQS0_c correspond to the data on DQ0 - DQ7, DQS1_t and DQS1_c to the data on DQ8- DQ15, DQS2_t and DQS2_c to the data on DQ16-DQ23, DQS3_t and DQS3_c to the data on DQ24 - DQ31.
DM[n:0]	Input	Input Data Mask: DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS_t. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS_c). DM0 is the input data mask signal for the data on DQ0-7, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.
VDD1	Supply	Power supply 1: Power supply.
VDD2	Supply	Power supply 2: Power supply.
VDDQ	Supply	I/O Power Supply: Power supply for Data input/output buffers.
VREF(CA)	Supply	Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA[n:0], CKE, CS_n, CK_t, and CK_c input buffers.
VREF(DQ)	Supply	Reference Voltage for DQ Input Receiver: Reference voltage for all DQ input buffers: Reference voltage for all Data input buffers.
VSS_D	Supply	DRAM Ground relative to VDD1 and VDD2.
VSSQ	Supply	I/O Ground.
ZQ	I/O	Reference Pin for Output Drive Strength Calibration.
NC / DNU	-	No Connection / Do Not Use

Notes: Data includes DQ and DM.



Packing Dimensions

162BGA 10.5x8mm





NAND FLASH MEMORY OPERATIONS

1 SUMMARY DESCRIPTION

This device is a 128Mx8bit with spare 4Mx8 bit capacity.

The device is offered in 1.8 Vcc Power Supply, and with x8 I/O interface.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased.

The device contains **1024 blocks**, composed by 64 pages consisting in two NAND structures of 32 series connected Flash cells.

Program operation allows the 2048-byte page writing in typical 300us and an erase operation can be performed in typical 3ms on a 128K-byte block.

Data in the page can be read out at **45ns** cycle time per word. The I/O pins serve as the ports for address and data input/output as well as command input. This interface allows a reduced pin count and easy migration towards different densities, without any rearrangement of footprint.

Commands, Data and Addresses are synchronously introduced using CE#, WE#, ALE and CLE input pin.

The on-chip Program/Erase Controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. The modify operations can be locked using the WP# input pin.

This device supports ONFI 1.0 specification.

The output pin RB# (open drain buffer) signals the status of the device during each operation. In a system with multiple memories the RB# pins can be connected all together to provide a global status signal.




Figure 1. Logic Diagram



1.1 Functional block diagram




Figure 2: Functional block description



1.2 ARRAY ORGANIZATION




Figure 3: Figure: Array Organization

1.3 Address role

	DQ0	DQ1	DQ2	DQ3	DQ4	DQ5	DQ6	DQ7
1st Cycle	A0	A1	A2	A3	A4	A5	A6	A7
2 nd Cycle	A8	A9	A10	A11	0	0	0	0
3 rd Cycle	A12	A13	A14	A15	A16	A17	A18	A19
4 th Cycle	A20	A21	A22	A23	A24	A25	A26	A27

Table 1: Table: Address Cycle Map (x8)

A0 - A11: byte (column) address in the page

A12 - A17: page address in the block

A18 - A27: block address

1.4 Command Set

FUNCTION	1 st CYCLE	2 _{nd} CYCLE	3 _{rd}	4th	Acceptable command during busy
READ	00h	30h	-	-	
READ FOR COPY-BACK	00h	35h	-	-	
READ ID	90h	-	-	-	
RESET	FFh	-	-	-	Yes
PAGE PGM (start) / CACHE PGM (end)	80h	10h	-	-	
CACHE PGM (Start/continue)	80h	15h	-	-	



FUNCTION	1 st CYCLE	2 _{nd} CYCLE	3rd CYCLE	4th	Acceptable command during busy
CACHE PGM (End)	80h	10h	-	-	
COPY BACK PGM	85h	10h	-	-	
BLOCK ERASE	60h	D0h	-	-	
READ STATUS REGISTER	70h	-	-	-	Yes
RANDOM DATA INPUT	85h	-	-	-	
RANDOM DATA OUTPUT	05h	E0h	-	-	
READ CACHE (SEQUENTIAL)	31h	-	-	-	
READ CACHE ENHANCED (RANDOM)	00h	31h	-	-	
READ CACHE END	3Fh	-	-	-	
READ PARAMETER PAGE	ECh	-	-	-	
PAGE REPGM	8Bh	10h	-	-	
READ ONFI SIGNATURE	90h	-	-	-	
One-time Programmable (OTP) Area Entry	29h-17h-04h-19h	-	-	-	

NOTE: Random Data Input / Output can be executed in a page.



2 DEVICE PARAMETERS

2.1 ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Vcc = 1.8V	Unit
TBIAS	Temperature Under Bias	–50 to 125	°C
Тѕтс	Storage Temperature	–65 to 150	°C
Vio	Input or Output Voltage	–0.6 to 2.7	V
Vcc	Supply Voltage	–0.6 to 2.7	V

NOTE:

2.2 RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, $T_C = -40$ to $+85^{\circ}$ C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	VCC	1.7	1.8	1.95	V
Supply Voltage	VSS	0	0	0	V

2.3 DC AND OPERATION CHARACTERISTICS

Parameter		Symbol	ol Test Conditions		Vcc=1.8Volt		
Га	rameter	Symbol	rest conditions	Min	Тур	Max	
Operating	Sequential Read	lcc1	t _{RC} = 50ns, CE#=V _{IL} , lout=0mA	-	15	30	mA
Current	Program	Icc2	-	-	15	30	mA
	Erase	Іссз	-	-	15	30	mA
Stand-by C	Current (TTL)	I cc4	CE#=V _{IH} , WP#=0V/V _{CC}	-	-	1	mA
Stand-By Current (CMOS)		I сс5	CE#=V _{CC} -0.2, WP#=0/V _{CC}	-	10	50	uA
Input Leakage Current		Iц	V _{IN} =0 to Vcc (max)	-	-	±10	uA
Output Leakage Current		Iιο	V _{OUT} =0 to Vcc (max)	-	-	±10	uA
Input High Voltage		V _{IH}	-	0.8 x Vcc	-	Vcc +0.3	V
Input Low Voltage		VIL	-	-0.3	-	0.2 x Vcc	V
		V on	I _{OH} = -100uA	V cc-0.1	-	-	V
Output riig	Output High Voltage Level		I _{OH} = -400uA				V
0.4		M	I _{OL} = 100uA	-	-	0.1	V
Output Low Voltage Level V		V _{OL}	I _{OL} = 2.1mA				V
Output Low Current (RB#)		V _{OL} =0.1V	3	4	-	mA	
Erase and lockout Vo		V _{LKO}	-	-	1.1	-	V

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be
restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.



2.4 VALID BLOCK

Symbol	Min.	Typ.	Max.	Unit
NVB	1,004	-	1,024	Blocks

NOTE:

The First block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over lifetime.

2.5 AC TEST CONDITION

 $(T_C = -40 \text{ to } +85^{\circ}\text{C}, V_{CC} = 1.7\text{V} \sim 1.95\text{V})$

Parameter	Condition
Input Pulse Levels	0V to V _{CC}
Input Rise and Fall Times	5 ns
Input and Output Timing Levels	Vcc /2
Output Load	1 TTL Gate and C∟=30pF

2.6 PIN CAPACITANCE

 $(T_C=25^{\circ}C, V_{CC}=1.8V, f=1.0MHz)$

Item	Symbol	Test Condition	Min.	Max.	Unit
Input / Output Capacitance	CI/O	V _{IL} = 0V	-	10	pF
Input Capacitance	Cin	V _{IN} = 0V	-	10	pF

2.7 MODE SELECTION

CLE	ALE	CE#	WE#	RE#	WP#	MODE		
Н	L	L	Rising	Н	X	Read Mode	Command Input	
L	Н	L	Rising	Н	X		Address Input	
Н	L	L	Rising	Н	Н	Write Mode	Command Input	
L	Н	L	Rising	Н	Н		Address Input	
L	L	L	Rising	н	Н	Data Input		
L	L	L	Н	Falling	X	Data Output (d	on going)	
Х	Х	X	Н	Н	X	Data Output (s	suspended)	
Х	Х	X	Н	Н	X	Busy time in R	Read	
Х	Х	X	Х	Х	Н	Busy time in Program		
Х	Х	Х	Х	Х	Н	Busy time in Erase		
X	X	X	Х	Х	L	Write Protect		



CLE	ALE	CE#	WE#	RE#	WP#	MODE
Х	X	Н	Х	X	0V / Vcc	Stand By

NOTE:

- 1. X can be V_{IL} or V_{IH}.
- 2. WP# should be biased to CMOS high or CMOS low for standby.
- 3. During Busy Time in Read, RE# must be held high to prevent unintended data out.

2.8 Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	
Program Time	Program Time			300	700	us
Cache program short busy tim	t _{PCBSY}		5	t _{PROG}	us	
Number of partial Program Cycles in the same page				-	4	Cycle
Block Erase Time	t _{BERS}	-	3.0	10	ms	
Read Cache busy time	t _{RCBSY}		3	t _R	us	

Table 2: Address Cycle Map (x8)

2.9 AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min.	Max.	Unit
CLE Setup Time	t _{CLS} (1)	25	-	ns
CLE Hold Time	t _{CLH}	10	-	ns
CE# Setup Time	t _{CS} (1)	35	-	ns
CE# Hold Time	tсн	10	-	ns
WE# Pulse Width	twp	25	-	ns
ALE Setup Time	t _{ALS} (1)	25	-	ns
ALE Hold Time	t _{ALH}	10	-	ns
Data Setup Time	t _{DS} (1)	20	-	ns
Data Hold Time	t _{DH}	10	-	ns
Write Cycle Time	twc	45	-	ns
WE# High Hold Time	twн	15	-	ns
Address to Data Loading Time	t _{ADL} (2)	100	-	ns

NOTE:

- 1. The transition of the corresponding control pins must occur only once while WE# is held low.
- 2. t_{ADL} is the time from the WE# rising edge of final address cycle to the WE# rising edge of first data cycle.



2.10 AC Characteristics for Operation

Parameter		Symbol	Min.	Max.	Unit
Data Transfer from Cell to	Register	t _R	-	25	us
ALE to RE# Delay		t _{AR}	10	-	ns
CLE to RE# Delay		tclr	10	-	ns
Ready to RE# Low		t _{RR}	20	-	ns
RE# Pulse Width		t _{RP}	25	-	ns
WE# High to Busy		twв	-	100	ns
WP# Low to WE# Low (dis	sable mode)		100		no
WP# High to WE# Low (er	nable mode)	- t _{ww}	100	-	ns
Read Cycle Time		t _{RC}	45	-	ns
RE# Access Time		t _{REA}	-	30	ns
CE# Access Time		t _{CEA}	-	45	ns
RE# High to Output Hi-Z		t _{RHZ}	-	100	ns
CE# High to Output Hi-Z	# High to Output Hi-Z		-	50	ns
CE# High to ALE or CLE [on't care	tcsp	10	-	ns
RE# High to Output Hold		t _{RHOH}	15	-	ns
RE# Low to Output Hold		t _{RLOH}	-	-	ns
CE# High to Output Hold		t _{сон}	15	-	ns
RE# High Hold Time		t _{REH}	15	-	ns
Output Hi-Z to RE# Low		t _{IR}	0	-	ns
RE# High to WE# Low		t _{RHW}	100	-	ns
WE# High to RE# Low		twhr	60	-	ns
	Read		-	5	us
Device Resetting Time Program		t _{RST}	-	10	us
during	Erase	IROI	-	500	us
	Ready		-	5(1)	us

NOTE:

- 1. The time to Ready depends on the value of the pull-up resistor tied to R/B# pin.
- 2. If Reset Command (FFh) is written at Ready state, the device goes into Busy for maximum 5 μs.
- 3. CE# low to high or RE# low to high can be at different times and produce three cases. Depending on which signal comes high first, either tCOH or tRHOH will be met.



3 BUS OPERATION

3.1 Command Input.

Command Input bus operation is used to give a command to the memory device. Command are accepted with Chip Enable low, Command Latch Enable High, Address Latch Enable low and Read Enable High and latched on the rising edge of Write Enable. Moreover for commands that starts a modify operation (write/erase) the Write Protect pin must be high. See Figure Command Latch Cycle and Table Program/Erase Characteristics for details of the timings requirements. Command codes are always applied on IO<7:0>.

3.2 Address Input.

Address Input bus operation allows the insertion of the memory address. To insert the **28 addresses** needed to access the **4 clock cycles (x8 version)** are needed. Addresses are accepted with Chip Enable low, Address Latch Enable High, Command Latch Enable low and Read Enable High and latched on the rising edge of Write Enable. Moreover for commands that starts a modify operation (write/erase) the Write Protect pin must be high. See Figure Address Latch Cycle and Table Program/Erase Characteristics for details of the timings requirements. Addresses are always applied on IO<7:0>.

3.3 Data Input.

Data Input bus operation allows to feed to the device the data to be programmed. The data insertion is serially and timed by the Write Enable cycles. Data are accepted only with Chip Enable low, Address Latch Enable low, Command Latch Enable low, Read Enable High, and Write Protect High and latched on the rising edge of Write Enable. See Figure Input Data Latch Cycle and Table Program/Erase Characteristics for details of the timings requirements.

3.4 Data Output.

Data Output bus operation allows to read data from the memory array and to check the status register content, the lock status and the ID data. Data can be serially shifted out toggling the Read Enable pin with Chip Enable low, Write Enable High, Address Latch Enable low, and Command Latch Enable low. See Figure Sequential Out Cycle after Read (CLE=L, WE#=H, ALE=L, WP#=H), Figure Sequential Out Cycle after Read (EDO Type, CLE=L, WE#=H, ALE=L), Figure Status Read Cycle and Table Program/Erase Characteristics for details of the timings requirements.

3.5 Write Protect.

Hardware Write Protection is activated when the Write Protect pin is low. In this condition modify operation do not start and the content of the memory is not altered. Write Protect pin is not latched by Write Enable to ensure the protection even during the power up.

3.6 Standby

In Standby the device is deselected, outputs are disabled and Power Consumption reduced.



4 DEVICE OPERATION

4.1 Page Read.

Upon initial device power up, the device defaults to Read mode. This operation is also initiated by writing **00h** and **30h** to the command register along with **4** address cycles. In two consecutive read operations, the second one does need 00h command, which **4** address cycles and **30h** command initiates that operation. Second read operation always requires setup command if first read operation was executed using also random data out command.

Two types of operations are available: random read, serial page read. The random read mode is enabled when the page address is changed. The **2112** bytes of data within the selected page are transferred to the data registers in less than **25 us(tR)**. The system controller may detect the completion of this data transfer (tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in **45 ns cycle time** by sequentially pulsing RE#. The repetitive high to low transitions of the RE# clock make the device output the data starting from the selected column address up to the last column address.

The device may output random data in a page instead of the consecutive sequential data by writing random data output command.

The column address of next data, which is going to be out, may be changed to the address which follows random data output command.

Random data output can be operated multiple times regardless of how many times it is done in a page.

After power up, device is in read mode so 00h command cycle is not necessary to start a read operation. Any operation other than read or random data output causes device to exit read mode. Check Figure Read Operation (Read One Page), Figure Read Operation Intercepted by CE#, Figure Random Data Output as references.

4.2 Read Cache

The Read Cache function permits a page to be read from the page register while another page is simultaneously read from the Flash array. A Read Page command, as defined in **4.1**, shall be issued prior to the initial sequential or random Read Cache command in a read cache sequence.

The Read Cache function may be issued after the Read function is complete (SR[6] is set to one). The host may enter the address of the next page to be read from the Flash array. Data output always begins at column address 00h. If the host does not enter an address to retrieve, the next sequential page is read. When the Read Cache function is issued, SR[6] is cleared to zero (busy). After the operation is begun SR[6] is set to one (ready) and the host may begin to read the data from the previous Read or Read Cache function. Issuing an additional Read Cache function copies the data most recently read from the array into the page register. When no more pages are to be read, the final page is copied into the page register by issuing the 3Fh command. The host may begin to read data from the page register when SR[6] is set to one (ready). When the 31h and 3Fh commands are issued, SR[6] shall be cleared to zero (busy) until the page has finished being copied from the Flash array. The host shall not issue a sequential Read Cache (31h) command after the last page of the device is read. Figure Read Cache Timings, Start of Cache Operation defines the Read Cache behavior and timings for the beginning of the cache operations subsequent to a Read command being issued. SR[6] conveys whether the next selected page can be read from the page register. Figure Read Cache Timings, End of Cache Operation defines the Read Cache behavior and timings for the end of cache operation.



4.3 Page Program

The device is programmed basically by page, but it does allow multiple partial page programming of a word or consecutive bytes up to 2112 (X8 device), in a single page program cycle.

A page program cycle consists of a serial data loading period in which up to **2112 bytes** (X8 device) of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.

The serial data loading period begins by inputting the Serial Data Input command (80h), followed by the 4 cycle address inputs and then serial data. The words other than those to be programmed do not need to be loaded. The device supports random data input in a page. The column address of next data, which will be entered, may be changed to the address which follows random data input command (85h). Random data input may be operated multiple times regardless of how many times it is done in a page.

The Page Program confirm command **(10h)** initiates the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the RB# output, or the Status bit (I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit (I/O 0) may be checked. The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register. Figure Page Program Operation and Figure Random Data In detail the sequence.

4.4 Copy-Back Program

The copy-back program is configured to quickly and efficiently rewrite data stored in one page without utilizing an external memory. Since the time-consuming cycles of serial access and re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block is also needed to be copied to the newly assigned free block. The operation for performing a copy-back program is a sequential execution of page-read without serial access and copying-program with the address of destination page. A read operation with "35h" command and the address of the source page moves the whole 2112byte (X8 device) data into the internal data buffer. As soon as the device returns to Ready state, optional data read-out is allowed by toggling RE#, or Copy Back command (85h) with the address cycles of destination page may be written. The Program Confirm command (10h) is required to actually begin the programming operation. Data input cycle for modifying a portion or multiple distant portions of the source page is allowed as shown in Figure Copy Back Program With Random Data Input.

Figure Copy Back Read With Optional Data Readout and Figure Copy Back Program With Random Data Input show the command sequence for the copy-back operation.

4.5 Cache Program

Cache Program is an extension of the standard page program which is executed with two 2112 bytes(x8 device) registers. The Cache program operation cannot cross a block boundary. The cache program allows new data to be input while the previous data that was transferred to the data register is programmed into the memory array.

After the serial data input command (80h) is loaded to the command register, followed by 4 cycles of address, a full or partial page of data is latched into the cache register.

Once the cache write command (15h) is loaded to the command register, the data in the cache register is transferred into the data register for cell programming. At this time the device remains in Busy state for a short time (t_{PCBSY}). After all data of the cache register are transferred into the data register, the device returns to the Ready state, and allows loading the next data into the cache register through another cache program command sequence (80h-15h).

The busy time following the first sequence 80h-15h equals the time needed to transfer the data of cache register to



the data register. Cell programming of the data of data register and loading of the next data into the cache register is consequently processed through a pipeline model.

In case of any subsequent sequence 80h–15h, transfer from the cache register to the data register is held off until cell programming of current data register contents is complete; till this moment the device will stay in a busy state (tpcbsy).

Read Status commands (70h) may be issued to check the status of the different registers, and the pass/fail status of the cached program operations. More in detail:

The Cache-Busy status bit I/O<6> indicates when the cache register is ready to accept new data.

the status bit I/O<5> can be used to determine when the cell programming of the current data register contents is complete

The cache program error bit I/O<1> can be used to identify if the previous page (page N-1) has been successfully programmed or not in cache program operation. The latter can be polled upon I/O<6> status bit changing to "1".

The error bit I/O<0> is used to identify if any error has been detected by the program / erase controller while programming page N. The latter can be polled upon I/O<5> status bit changing to "1".

I/O<1> may be read together with I/O<0>.

If the system monitors the progress of the operation only with R/B#, the last page of the target program sequence must be programmed with Page Program Confirm command (10h). If the Cache Program command (15h) is used instead, the status bit I/O<5> must be polled to find out if the last programming is finished before starting any other operation. Figure Cache Program Start/Cache Program End detail the sequence.

4.6 Block Erase.

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command (60h). Only address A18 to A27 (X8) is valid while A12 to A17 (X8) are ignored. The Erase Confirm command (D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of WE# after the erase confirm command input, the internal write controller handles erase and erase-verify.

Once the erase process starts, the Read Status Register command (70h or 78h) may be entered to read the status register. The system controller can detect the completion of an erase by monitoring the RB# output, or the Status bit (I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while erasing is in progress. When the erase operation is completed, the Write Status Bit (I/O 0) may be checked.

If a Block Erase operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted block is erased under continuous power conditions before that block can be trusted for further programming and reading operations.

4.7 Read Status Register.

The device contains a Status Register which may be read to find out whether read, program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE# or RE#, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when RB# pins are common-wired. RE# or CE# does not need to be toggled for updated status. Refer to Table Status Register Coding for specific Status Register definitions, and Figure Status Read Cycle for specific timings requirements. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command (00h) should be given before starting read cycles.



4.8 Read Status Register field definition

Table below lists the meaning of each bit of Read Status Register and Read Status Enhanced

Ю	Page Program	Block Erase	Read	Cache Read	Cache Program / Cache reprogram	CODING
0	Pass / Fail	Pass / Fail	NA	NA	Pass/Fail	N page Pass: '0' Fail: '1'
1	NA	NA	NA	NA	Pass/Fail	N-1page Pass: '0' Fail: '1'
2	NA	NA	NA	NA	NA	-
3	NA	NA	NA	NA	NA	-
4	NA	NA	NA	NA	NA	-
5	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Ready /Busy	Active: '0' Idle:'1'
6	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Data cache Read/Busy Busy: '0' Ready:'1'
7	Write Protect	Write Protect	Write Protect	Write Protect	Write Protect	Protected: '0' Not Protected: '1'

Table 3: Status Register Coding

4.9 Read ID.

The device contains a product identification mode, initiated by writing **90h** to the command register, followed by an address input of 00h.

DENSITY	ORG.	VCC	1st	2nd	3rd	4th
1G bits	X8	1.8V	01h	A1h	80h	15h

Table 4: Read ID for supported configurations

DEVICE IDENTIFIER BYTE	DESCRIPTION
1 st	Manufacturer Code
2 _{nd}	Device Identifier
3 rd	Internal chip number, cell type,
4 th	Page Size, Block Size, Spare Size, Serial Access Time, Organization

Table 5: Read ID bytes meaning



	Description	DQ7	DQ6	DQ5-4	DQ3-2	DQ1-0
	1					00
Internal Chip	2					01
Number	4					10
	8					11
Cell Type	2 Level Cell				00	
	4 Level Cell				01	
	8 Level Cell				10	
	16 Level Cell				11	
Number of	1			00		
simultaneously	2			01		
programmed	4			10		
pages	8			11		
Interleaved						
program	Not Supported		0			
between multiple dice	Supported		1			
Cache Program	Not Supported	0				
Cache Flogram	Supported	1				

Table 6: 3rd byte of Device Identifier Description

	Description	DQ7	DQ6	DQ5-4	DQ3	DQ2	DQ1-0
	1KB						00
Page Size	2KB						01
(Without Spare Area)	4KB						10
7 11 04)	8KB						11
	8					0	
Spare Area Size (Byte /	16					1	
512 Byte)							
, ,							
Diagle Cina	64KB			00			
Block Size (Without Spare	128KB			01			
Area)	256KB			10			
,	512KB			11			
Organization	X8		0				
Organization	X16		1				
	50ns/45ns	0			0		
Serial Access	25ns	0			1		
Time	Reserved	1			0		
	Reserved	1			1		

Table 7: 4th Byte of Device Identifier Description

To retrieve the ONFI signature, the command 90h together with an address of 20h shall be entered (i.e. it is not valid to enter an address of 00h and read 36 bytes to get the ONFI signature). The ONFI signature is the ASCII encoding of 'ONFI' where 'O' = 4Fh, 'N' = 4Eh, 'F' = 46h, and 'I' = 49h. Reading beyond four bytes yields indeterminate values. Figure ONFI Signature Timing Diagram shows the operation sequence.



4.10 Reset.

The device offers a reset feature, executed by writing **FFh** to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value E0h when WP# is high or value 60h when WP# is low. If the device is already in reset state a new reset command will not be accepted by the command register. The RB# pin transitions to low for t_{RST} after the Reset command is written (see Figure Reset Operation Timing).

4.11 Read Parameter Page

The device supports the ONFI Read Parameter Page operation, initiated by writing ECh to the command register, followed by an address input of 00h. The host may monitor the R/B# pin or wait for the maximum data transfer time (tR) before reading the parameter Page data. The command register remains in Parameter Page mode until further commands are issued to it. If the Status Register is read to determine when the data is ready, the Read Command (00h) must be issued before starting read cycles

Note: For this device, for a particular condition, the Read Parameter Page command does not give the correct values. To overcome this issue, the host must issue a Reset command before the Read Parameter Page command. Issuance of Reset before the Read Parameter Page command will provide the correct values and will not output 00h values.

4.12 Parameter Page Data Structure Definition

Byte	O/M	Description		Value
		Revision information and features block		
		Parameter pa	ge signature	
		Byte 0:	4Fh, "O"	
0-3	М	Byte 1:	4Eh, "N"	4Fh, 4Eh, 46h, 49h
		Byte 2:	46h, "F"	
		Byte 3:	49h, "I"	
		Revision num	ber	
		2-15	Reserved (0)	
4-5	4-5 M	1	1 = supports ONFI version 1.0	02h, 00h
		0	Reserved (0)	
		Features sup	ported	
		5-15	Reserved (0)	
		4	1 = supports odd to even page Copyback	
0.7		3	1 = supports interleaved operations	
6-7	M	2	1 = supports non-sequential page	14h, 00h
		Programming		
		1	1 = supports multiple LUN operations	
		0	1 = supports 16-bit data bus width	
8-9	М	Optional com	mands supported	
	.,,,	6-15	Reserved (0)	



Byte	O/M	Description	Value
		5 1 = supports Read Unique ID	
		4 1 = supports Copyback	
		3 1 = supports Read Status Enhanced	33h, 00h
		2 1 = supports Get Features and Set Features	
		1 1 = supports Read Cache 18ntegrit	
		1 = supports Page Cache Program command	
10-31		Reserved (0)	00h
	Manufacture	e information block	
32-43	М	Device manufacturer (12 ASCII characters)	48h, 59h, 4Eh, 49h, 58h, 20h, 20h, 20h, 20h, 20h, 20h, 20h
44-63	М	Device model (20 ASCII characters)	48h, 32h, 37h, 53h, 31h, 47h, 38h, 46h, 32h, 43h, 4Bh, 41h, 2Dh, 42h, 4Dh, 20h, 20h, 20h, 20h, 20h
64	М	JEDEC manufacturer ID	ADh
65-66	0	Date code	00h
67-79		Reserved (0)	00h
	Memory org	anization block	
80-83	М	Number of data bytes per page	00h, 08h, 00h, 00h
84-85	М	Number of spare bytes per page	40h, 00h
86-89	М	Number of data bytes per partial page	00h, 00h, 00h, 00h
90-91	М	Number of spare bytes per partial page	00h, 00h
92-95	М	Number of pages per block	40h, 00h, 00h, 00h
96-99	М	Number of blocks per logical unit (LUN)	00h, 04h, 00h, 00h
100	М	Number of logical units (LUNs)	01h
101	М	Number of address cycles 4-7 Column address cycles 0-3 Row address cycles	22h
102	М	Number of bits per cell	01h
103-104	М	Bad blocks maximum per LUN	20h, 00h
105-106	М	Block endurance	05h, 04h
107	М	Guaranteed valid blocks at beginning of target	01h
108-109	М	Block endurance for guaranteed valid blocks	05h, 04h
110	М	Number of programs per page	04h
111	М	Partial programming attributes 5-7 Reserved 4 1 = partial page layout is partial page data followed by partial page spare 1-3 Reserved 0 1 = partial page programming has constraints	00h



Byte	O/M	Description	Value
112	М	Number of bits ECC correctability	04h
		Number of interleaved address bits	
113	М	4-7 Reserved (0)	00h
		0-3 Number of interleaved address bits	
		Interleaved operation attributes	
		4-7 Reserved (0)	
114	0	3 Address restrictions for program cacl	ne
		2 1 = program cache supported	00h
		1 1 = no block address restrictions	
		0 Overlapped / concurrent interleaving	support
115-127		Reserved (0)	00h
	Electrical block	parameters	
128	М	I/O pin capacitance	0Ah
		Timing mode support	
		6-15 Reserved (0)	
		5 1 = supports timing mode 5	
		4 1 = supports timing mode 4	
129-130	М	3 1 = supports timing mode 3	03h, 00h
		2 1 = supports timing mode 2	
		1 1 = supports timing mode 1	
		0 1 = supports timing mode 0, shall be	1
		Program cache timing mode support	
		6-15 Reserved (0)	
		5 1 = supports timing mode 5	
131-132	0	4 1 = supports timing mode 4	
		3 1 = supports timing mode 3	03h, 00h
		2 1 = supports timing mode 2	
		1 1 = supports timing mode 1	
		0 1 = supports timing mode 0	
133-134	М	t _{PROG} Maximum page program time (μs)	BCh, 02h
135-136	М	t _{BERS} Maximum block erase time (μs)	10h, 27h
137-138	М	t _R Maximum page read time (µs)	19h, 00h
139-140	М	t _{ccs} Minimum Change Column setup time (ns)	3Ch, 00h
141-163		Reserved (0)	00h
	Vendor block		
164-165	М	Vendor specific Revision number	00h
166-253		Vendor specific	00h
254-255	М	Integrity CRC	51h, 84h
	Redundant	Parameter Pages	
256-511	М	Value of bytes 0-255	Repeat Value of bytes 0-255
512-767	М	Value of bytes 0-255	Repeat Value of bytes 0-255
	1	· · · · · · · · · · · · · · · · · · ·	, , , , , , , , , , , , , , , , , , , ,



Byte	O/M	Description	Value
768+	0	Additional redundant parameter pages	FFh

Table 8: Parameter page data

Note: "O" stands for Optional, "M" for Mandatory

4.13 One-Time Programmable (OTP) Entry

The device contains a one-time programmable (OTP) area, which is accessed by writing 29h-17h-04h-19h to the command register. The device is then ready to accept Page Read and Page Program commands (refer to Page Read and "Page Program"). The OTP area is of a single erase block size (64 pages), and hence only row addresses between 00h and 3Fh are allowed. The host must issue the Reset command to exit the OTP area and access the normal flash array. The Block Erase command is not allowed in the OTP area. Refer to Figure OTP Entry Timing for more detail on the OTP Entry command sequence.



5 TIMING DIAGRAMS




Figure 4: Command Latch Cycle




Figure 5: Address Latch Cycle






Figure 6: Input Data Latch Cycle




Figure 7: Sequential Out Cycle after Read (CLE=L, WE#=H, ALE=L, WP#=H)






Figure 8: Sequential Out Cycle after Read (EDO Type, CLE=L, WE#=H, ALE=L)




Figure 9: Status Read Cycle






Figure 10: Read Operation (Read One Page)




Figure 11: Read Operation Intercepted By CE#






Figure 12: Random Data Output




Figure 13: read cache timings, start of cache operation






Figure 14: Read cache timings, end of cache operation




Figure 15: Page Program Operation






Figure 16: Random Data In




Figure 17: Copy Back read with optional data readout






Figure 18: Copy Back Program with Random Data Input




Figure 19: Cache Program Start




Figure 20: Cache Program End






Figure 21: Block Erase Operation (Erase One Block)




Figure 22: READ ID Operation






Figure 23: ONFI signature timing diagram




Figure 24: Reset operation timing




Figure 25: Read Parameter Page timings






Figure 26: tWW in Program Operation




Figure 27: tWW in Erase Operation

Note: $V_{TH} = 1.2 \text{ Volts.}$






Figure 28: Power on and Data Protection Timing




Figure 29: OTP Entry Timing






Figure 30: Ready/Busy Pin electrical application



6 BAD BLOCK MANAGEMENT

Devices with Bad Blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A Bad Block does not affect the performance of valid blocks because it is isolated from the bit line and common source line by a select transistor. The devices are supplied with all the locations inside valid blocks erased (FFh). The Bad Block Information is written prior to shipping. Any block where the 1st byte in the spare area of the 1st or 2nd page (if the 1st page is Bad) does not contain FFh is a Bad Block. The Bad Block Information must be read before any erase is attempted as the Bad Block Information may be erased. For the system to be able to recognize the Bad Blocks based on the original information it is recommended to create a Bad Block table following the flowchart.




Figure 31: Bad Block Management Flowchart

Over the lifetime of the device, additional Bad Blocks may develop. In this case the block has to be replaced by copying the data to a valid block. These additional Bad Blocks can be identified as attempts to program or erase them will give errors in the Status Register.

The failure of a page program operation does not affect the data in other pages in the same block, the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block.



	Failure Mode	Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase> Block Replacement
vviite	Program Failure	Status Read after Program> Block Replacement
Read	Single Bit Failure	Verify ECC -> ECC Correction

Table 9: Block Failure

Block Replacement flow is as below

- 1. When an error happens in the nth page of the Block 'A' during erase or program operation.
- 2. Copy the data in the 1st ~ (n-1)th page to the same location of another free block. (Block 'B')
- 3. Copy the nth page data of the Block 'A' in the buffer memory to the nth page of the Block 'B'.
- 4. Do not erase or program to Block 'A' by creating an 'invalid block' table or other appropriate scheme.




Figure 32: Bad Block Replacement



MOBILE DDR2 SDRAM MEMORY OPERATION

7 DESCRIPTION

The SCP30N1G12SX is a four bank low power DDR2 DRAM organized as 4 banks x 4M x 32. It achieves high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.


All of the control, address, circuits are synchronized with both edge of an externally supplied clock. I/O transactions are possible on both edges of DQS.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at a higher rate is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, Read/Write latency and speed grade of the device.

Additionally, the device supports low power saving features like PASR, Auto-TCSR, deep power down, as well as options for different drive strength. It's ideally suitable for low power application.



7.1 Block Diagram





8 FUNCTION DESCRIPTION


LPDDR2-S4 devices use a double data rate architecture on the DQ pads to achieve high speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pads. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pads.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Prior to normal operation, the LPDDR2 device must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.



8.1 Simplified LPDDR2 Bus Interface State Diagram



Note: For LPDDR2-SDRAM in the Idle state, all banks are precharged.




8.2 Power-up, Initialization, and Power-Off

8.2.1 Timing Parameters for initialization

Symbol	Va	lue	Unit	Comment
Symbol	min	max	Ullit	Comment
tINIT0		20	mS	Maximum Power Ramp Time
tINIT1	100		nS	Minimum CKE low time after completion of power ramp
tINIT2	5		tCK	Minimum stable clock before first CKE high
tINIT3	200		uS	Minimum Idle time after first CKE assertion
tINIT4	1		uS	Minimum Idle time after Reset command
tINIT5		10	uS	Maximum duration of Device Auto-Initialization
tZQINIT	1		uS	ZQ Initial Calibration for LPDDR2-S4
tCKb	18	100	uS	Clock cycle time during boot

8.2.2 Power Ramp and Initialization Sequence





8.2.3 Power Ramp and Device Initialization

The following sequence shall be used to power up an LPDDR2 device. Unless specified otherwise, these steps are mandatory.

8.2.3.1 Power Ramp

While applying power (after Ta), CKE shall be held at a logic low level (≤ 0.2 x VDD2), all other inputs shall be between VILmin and VIHmax. The LPDDR2 device will only guarantee that outputs are in a high impedance state while CKE is held low.

On or before the completion of the power ramp (Tb) CKE must be held low.

DQ, DM, DQS_t and DQS_c voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latchup. CK_t, CK_c, CS_n, and CA input levels must be between VSS and VDD2 during voltage ramp to avoid latch-up.

The following conditions apply:

Ta is the point where any power supply first reaches 300mV.

After Ta is reached, VDD1 must be greater than VDD2 - 200mV.

After Ta is reached, VDD1 and VDD2 must be greater than VDD2 - 200mV.

After Ta is reached, VDD1 and VDD2 must be greater than VDDQ - 200mV.

After Ta is reached, VREF must always be less than all other supply voltages.

The voltage difference between any of VSS, VSSQ pads may not exceed 100mV.

The above conditions apply between Ta and power-off (controlled or uncontrolled).

Tb is the point when all supply voltages are within their respective min/max operating conditions. Reference voltages shall be within their respective min/max operating conditions a minimum of 5 clocks before CKE goes high.

For supply and reference voltage operating conditions, see 9.2.1.1 "Recommended DC Operating Conditions" table.

Power ramp duration tinito (Tb - Ta) must be no greater than 20 mS.

8.2.3.2 CKE and clock

Beginning at Tb, CKE must remain low for at least tINIT1 = 100 nS, after which it may be asserted high. Clock must be stable at least tINIT2 = 5 x tCK prior to the first low to high transition of CKE (Tc). CKE, CS_n and CA inputs must observe setup and hold time (tIS, tIH) requirements with respect to the first rising clock edge (as well as to the subsequent falling and rising edges).

The clock period shall be within the range defined for tCKb (18 nS to 100 nS), if any Mode Register Reads are performed. Mode Register Writes can be sent at normal clock operating frequencies so long as all AC Timings are met. Furthermore, some AC parameters (e.g. tDQSCK) may have relaxed timings (e.g. tDQSCKb) before the system is appropriately configured.

While keeping CKE high, issue NOP commands for at least tlNIT3 = $200 \mu S$. (Td).

8.2.3.3 Reset command

After tinit3 is satisfied, a MRW(Reset) command shall be issued (Td). The memory controller may optionally issue a Precharge-All command prior to the MRW Reset command. Wait for at least tinit4 = 1 μS while keeping CKE asserted and issuing NOP commands.



8.2.3.4 Mode Registers Reads and Device Auto-Initialization (DAI) polling:

After tINIT4 is satisfied (Te) only MRR commands and power-down entry/exit commands are allowed. Therefore, after Te, CKE may go low in accordance to Power-Down entry and exit specification (see section 8.4.24 "Power-Down").

The MRR command may be used to poll the DAI-bit to acknowledge when Device Auto-Initialization is complete or the memory controller shall wait a minimum of tinits before proceeding.

As the memory output buffers are not properly configured yet, some AC parameters may have relaxed timings before the system is appropriately configured.

After the DAI-bit (MR#0, "DAI") is set to zero "DAI complete" by the memory device, the device is in idle state (Tf). The state of the DAI status bit can be determined by an MRR command to MR#0.

The LPDDR2 SDRAM device will set the DAI-bit no later than tINIT5 (10 µS) after the Reset command. The memory controller shall wait a minimum of tINIT5 or until the DAI-bit is set before proceeding.

After the DAI-Bit is set, it is recommended to determine the device type and other device characteristics by issuing MRR commands (MR0 "Device Information" etc.).

8.2.3.5 ZQ Calibration:

After tinits (Tf), an MRW ZQ Initialization Calibration command may be issued to the memory (MR10). This command is used to calibrate the LPDDR2 output drivers (RON) over process, voltage, and temperature. Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pad connection. In systems in which more than one LPDDR2 device exists on the same bus, the controller must not overlap ZQ Calibration commands. The device is ready for normal operation after tZQINIT.

8.2.3.6 . Normal Operation:

After tZQINIT (Tg), MRW commands may be used to properly configure the memory, for example the output buffer driver strength, latencies etc. Specifically, MR1, MR2, and MR3 shall be set to configure the memory for the target frequency and memory configuration.

The LPDDR2 device will now be in IDLE state and ready for any valid command.

After Tg, the clock frequency may be changed according to the clock frequency change procedure described in section 8.4.26 "Input Clock Stop and Frequency Change".



8.2.4 Initialization after Reset (without Power ramp)

If the RESET command is issued outside the power up initialization sequence, the reinitialization procedure shall begin with step 3 (Td).

8.2.5 Power-off Sequence

The following sequence shall be used to power off the LPDDR2 device.

While removing power, CKE shall be held at a logic low level (≤ 0.2 x VDD2), all other inputs shall be between VILmin and VIHmax. The LPDDR2 device will only guarantee that outputs are in a high impedance state while CKE is held low.

DQ, DM, DQS_t and DQS_c voltage levels must be between VSSQ and VDDQ during power off sequence to avoid latch-up. CK_t, CK_c, CS_n and CA input levels must be between VSS and VDD2 during power off sequence to avoid latch-up.

Tx is the point where any power supply decreases under its minimum value specified in 9.2.1.1 "Recommended DC Operating Conditions" table.

Tz is the point where all power supplies are below 300 mV. After Tz, the device is powered off.

The time between Tx and Tz (tPOFF) shall be less than 2s.

The following conditions apply:

Between Tx and Tz, VDD1 must be greater than VDD2 - 200 mV.

Between Tx and Tz, VDD1 and VDD2 must be greater than VDD2 - 200 mV.

Between Tx and Tz, VDD1 and VDD2 must be greater than VDDQ - 200 mV.

Between Tx and Tz, VREF must always be less than all other supply voltages.

The voltage difference between any of VSS, VSSQ, and VSS pads may not exceed 100 mV.

For supply and reference voltage operating conditions, see 9.2.1.1 "Recommended DC Operating Conditions" table.

8.2.6 Timing Parameters Power-Off

Maximum Power-Off Ramp Time is called tPOFF, it is 2s maximum.

8.2.7 Uncontrolled Power-Off Sequence

The following sequence shall be used to power off the LPDDR2 device under uncontrolled condition.

Tx is the point where any power supply decreases under its minimum value specified in the DC operating condition table. After turning off all power supplies, any power supply current capacity must be zero, except for any static charge remaining in the system.

Tz is the point where all power supply first reaches 300 mV. After Tz, the device is powered off.

The time between Tx and Tz (tPOFF) shall be less than 2s. The relative levels between supply voltages are uncontrolled during this period.

VDD1 and VDD2 shall decrease with a slope lower than 0.5 V/μS between Tx and Tz.

Uncontrolled power off sequence can be applied only up to 400 times in the life of the device.



Mode Register Definition 8.3

Mode Register Assignment and Definition 8.3.1

Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written.

Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register.

Mode Register Assignment

MR#	MA[7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
0	00H	Device Info.	R		(RFU)		RZ	QI	DNVI	DI	DAI		
1	01H	Device Feature 1	W	nW	R (for	AP)	WC	BT		BL			
2	02H	Device Feature 2	Device Feature 2 W						(RFU) RL & WL				
3	03H	I/O Config-1	W	(RFU) DS						s			
4	04H	Refresh Rate	R	TUF		(RI	FU)		Re	Refresh Rate			
5	05H	Basic Config-1	R			LPD	DR2 M	anufac	turer ID				
6	06H	Basic Config-2	R				Revis	sion ID	1				
7	07H	Basic Config-3	R				Revis	sion ID	2				
8	08н	Basic Config-4	R	1/0 v	vidth		De	nsity		T	/pe		
9	09H	Test Mode	W			Vend	or-Spe	cific Te	st Mode				
10	OAH	I/O Calibration	W				Calibra	tion Co	ode				
11-15	0BH~0FH	(reserved)	949	(RFU)									
16	10H	PASR_Bank	W	Bank Mask									
17	11H	(Reserved)	W	(RFU)									
18-19	12H~13H	(Reserved)	(0)				(F	RFU)					
20-31	14h - 1Fh	New Parket No.	R	eserve	d for N	VM							
32	20H	DQ Calibration Pattern A	R			See 6.4	.20.2 "	DQ Ca	libratio	n"			
33-39	21H~27H	(Do Not Use)	1940										
40	28H	DQ Calibration Pattern B	R			See 6.4	.20.2 "	DQ Ca	libratio	n"			
41-47	29H~2FH	(Do Not Use)	151										
48-62	30H~3EH	(Reserved)	3 + 3				(F	RFU)					
63	3FH	Reset	W					X					
64-126	40H~7EH	(Reserved)					(F	RFU)					
127	7FH	(Do Not Use)											
128-190	80H~BEH	(Reserved for Vendor Use)	3.00				(F	RFU)					
191	BFH	(Do Not Use)	828										
192-254	C0H~FEH	(Reserved for Vendor Use)	107.0				(F	RFU)					
255	FFH	(Do Not Use)	10.07										

- 1. RFU bits shall be set to '0' during Mode Register writes.
 2. RFU bits shall be read as '0' during Mode Register reads.
- 3. All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS shall be toggled.
- 4. All Mode Registers that are specified as RFU shall not be written.
- 5. Writes to read-only registers shall have no impact on the functionality of the device.



8.3.2 MR0_Device Information (MA[7:0] = 00H

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RFU)		R	ZQI	DNVI	DI	DAI

DAI (Device Auto-Initialization Status)	Read-only	OP0	0 _b : DAI complete 1 _b : DAI still in progress
DI (Device Information)	Read-only	OP1	0b: S4 SDRAM
DNVI (Data Not Valid Information)	Read-only	OP2	0 _b : LPDDR2 SDRAM will not implement DNV functionalit
RZQI (Built in Self Test for RZQ Information)	Read-only	OP[4:3]	00b: RZQ self test not executed. 01b: ZQ-pad may connect to VDDCA or float 10b: ZQ-pad may short to GND 11b: ZQ-pad self test completed, no error condition detected (ZQ-pad may not connect to VDDCA or float nor short to GND)

Notes:

- 1. RZQI will be set upon completion of the MRW ZQ Initialization Calibration command.
- 2. If ZQ is connected to VDD2 to set default calibration by user, OP[4:3] shall be read as 01. If user does not want to connect ZQ pad to VDD2, but OP[4:3] is read as 01 or 10, it might indicate a ZQ-pad assembly error. It is recommended that the assembly error being corrected first.
- 3. In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 as defined above), the LPDDR2 device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the system may not function as intended.
- 4. In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pad. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., 240 Ohm ± 1%).

8.3.3 MR1_Device Feature 1 (MA[7:0] = 01H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	nWR (for AP)		WC	BT		BL	3

BL	1907 18 1 7/9		010 _b : BL4 (default) 011 _b : BL8	
BL	Write-only	OP[2:0]	100b: BL16	
			All others: reserved	
вт	Write-only	OP3	0 _b : Sequential (default)	
0.1	Write-only	OP3	1 _b : Interleaved	-
wc	Water early	OP4	0 _b : Wrap (default)	
WC	Write-only	OP4	1 b: No wrap (allowed for SDRAM BL4 only)	- 1
			001b: nWR=3 (default)	
			010 _b : nWR=4	
			011b: nWR=5	
nWR	Write-only	OP[7:5]	100 _b : nWR=6	1
			101 _b : nWR=7	
			110 _b : nWR=8	
			All others: reserved	

^{1.} Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).



8.3.3.1 Burst Sequence by Burst Length (BL), Burst Type (BT), and Warp Control (WC)

62	C 2	C 1	C 0	MC	ВТ	DI.	I	Burst	t Cyc	le N	um	bei	r ar	nd	Bui	rst /	Add	ress	Se	que	nce				
C3	C2	C1	C0	wc	ВТ	BL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16			
X	X	0 _B	0 _B	wrap	wrap any		0	1	2	3															
X	X	1 _B	0 _B	wiap	arry	4	2	3	0	1															
X	X	X	0 _B	nw	any		У	y+1	y + 2	y + 3															
X	0 _B	0 _B	0 _B				0	1	2	3	4	5	6	7											
X	0 _B	1 _B	0 _B		200		2	3	4	5	6	7	0	1											
X	1 _B	0 _B	0 _B		seq		4	5	6	7	0	1	2	3											
X	1 _B	1 _B	0 _B			٥	6	7	0	1	2	3	4	5											
X	0 _B	0 _B	0 _B	wrap		8	0	1	2	3	4	5	6	7											
X	0 _B	1 _B	0 _B			·	2	3	0	1	6	7	4	5											
X	1 _B	0 _B	0 _B	ın				int		4	5	6	7	0	1	2	3								
X	1 _B	1 _B	0 _B	•			·	6	7	4	5	2	3	0	1										
X	Χ	X	0 _B	nw	any		illegal (not allowed)																		
0 _B	0 _B	0 _B	0 _B				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F			
0 _B	0 _B	1 _B	0 _B	•			2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	0	1			
0 _B	1 _B	0 _B	0 _B				4	5	6	7	8	9	Α	В	С	D	Ε	F	0	1	2	3			
0 _B	1 _B	1 _B	0 _B				6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5			
1 _B	0 _B	0 _B	0 _B	wrap	seq	40	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7			
1 _B	0 _B	1 _B	0 _B			16	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9			
1 _B	1 _B	0 _B	0 _B					С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В		
1 _B	1 _B	1 _B	0 _B	-			Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D			
X	Χ	X	0 _B		int			-			ill	ega	al (no	t al	low	ed)	-							
X	X	X	0 _B	nw	any			illegal (not allowed)																	

- 1. C0 input is not present on CA bus. It is implied zero.
- 2. For BL=4, the burst address represents C[1: 0].
- 3. For BL=8, the burst address represents C[2:0].
- 4. For BL=16, the burst address represents C[3:0].
- 5. For no-wrap (nw), BL4, the burst shall not cross the page boundary and shall not cross sub-page boundary. The variable y may start at any address with C0 equal to 0 and may not start at any address shown in table below.



8.3.3.2 Non Wrap Restrictions

	512Mb								
	Not across full page boundary								
x32	1FE, 1FF, 000, 001								
	Not across sub page boundary								
x32	None								

NOTE 1 Non-wrap BL=4 data-orders shown above are prohibited.

8.3.4 MR2_Device Feature 2 (MA[7:0] = 02H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RFU	J)			RL	& WL	•

RL & WL	Write-only	OP[3:0]	0001b: RL = 3 / WL = 1 (default) 0010b: RL = 4 / WL = 2 0011b: RL = 5 / WL = 2 0100b: RL = 6 / WL = 3 0101b: RL = 7 / WL = 4 0110b: RL = 8 / WL = 4 All others: reserved	
---------	------------	---------	--	--

8.3.5 MR3_I/O Configuration 1 (MA[7:0] = 03H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RFL	J)			I	DS	

DS	Write-only	OP[3:0]	0000b: reserved 0001b: 34.3-ohm typical 0010b: 40-ohm typical (default) 0011b: 48-ohm typical 0100b: 60-ohm typical 0101b: reserved 0110b: 80-ohm typical 0111b: 120-ohm typical All others: reserved	
----	------------	---------	---	--



8.3.6 MR4_Device Temperature (MA[7:0] = 04H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF		(RI	FU)			SDRAM Refre	sh Rate

SDRAM Refresh Rate	Read-only	OP[2:0]	 000_b: SDRAM Low temperature operating limit exceeded 001b: 4x tREFI, 4x tREFW 010_b: 2x tREFI, 2x tREFW 011_b: 1x tREFI, 1x tREFW (≤ 85°C) 100_b: Reserved 101_b: 0.25x tREFI, 0.25x tREFW, do not de-rate SDRAM AC timing 110_b: 0.25x tREFI, 0.25x tREFW, de-rate SDRAM AC timing 111_b: SDRAM High temperature operating limit exceeded
Temperature Update Flag (TUF)	Read-only	OP7	0_b: OP[2:0] value has not changed since last read of MR4.1_b: OP[2:0] value has changed since last read of MR4.

Notes:

- 1. A Mode Register Read from MR4 will reset OP7 to '0'.
- 2. OP7 is reset to '0' at power-up.
- 3. If OP2 equals '1', the device temperature is greater than 85°C.4. OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.
- 5. LPDDR2 might not operate properly when OP[2:0] = 000b or 111b.
- 6. For specified operating temperature range and maximum operating temperature, refer to "Operating Temperature Conditions" table.
- 7. LPDDR2 devices must be derated by adding 1.875 nS to the following core timing parameters: tRCD, tRC, tRAS, tRP, and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating value in "LPDDR2 AC Timing" table. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
- 8. The recommended frequency for reading MR4 is provided in "Temperature Sensor" section.

8.3.7 MR5 Basic Configuration 1 (MA[7:0] = 05H)

OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0										
LPDDR2 Manufacturer ID										

El DDRZ Manufacture ID Read-only Ci [7.0] 0001 10100.011110		LPDDR2 Manufacturer ID	Read-only	OP[7:0]	0001 1010b:UniIC
---	--	------------------------	-----------	---------	------------------

8.3.8 MR6 Basic Configuration 2 (MA[7:0] = 06H)

OP7 OP6 OP5 OP4 OP3 OP2 OP1 O									
Revision ID1									

Revision ID1	Read-only	OP[7:0]	00000000b: A-version

Note: MR6 is Vendor Specific.

8.3.9 MR7_Basic Configuration 3 (MA[7:0] = 07H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	•		Revision ID2			•	

Revision ID2	Read-only	OP[7:0]	00000000b: A-version
--------------	-----------	---------	----------------------

Note: MR7 is Vendor Specific.



8.3.10 MR8_Basic Configuration 4 (MA[7:0] = 08H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O v	width		D	ensity		Ту	ре

Туре	Read-only	OP[1:0]	00b: S4 SDRAM	
Density	Read-only	OP[5:2]	0011b: 512Mb	
I/O width	Read-only	OP[7:6]	00 _b : x32 01 _b : x16	

8.3.11 MR9_Test Mode (MA[7:0] = 09H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0							
			Vendor-spec	ific Test Mode	Vendor-specific Test Mode									

8.3.12 MR10_Calibration (MA[7:0] = 0AH)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
Calibration Code									

			0xFF: Calibration command after initialization
			0xAB: Long calibration
Calibration Code	Write-only	OP[7:0]	0x56: Short calibration
			0xC3: ZQ Reset
			others: Reserved

^{1.} Host processor shall not write MR10 with "Reserved" values.

^{2.} LPDDR2 devices shall ignore calibration command when a "Reserved" value is written into MR10.

^{3.} See AC timing table for the calibration latency.

^{4.} If ZQ is connected to VSS through RZQ, either the ZQ calibration function (see section 8.4.23 "Mode Register Write ZQ Calibration Command") or default calibration (through the ZQreset command) is supported. If ZQ is connected to VDD2, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

5. The MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pad connection.



8.3.13 MR16_PASR_Bank Mask (MA[7:0] = 10H)

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
S4 SDRAM		Reserved			Bank Mask			

Bank [3:0] Mask	Write-only	OP[3:0]	0b: self-refresh enable to the bank (=unmasked, default) 1b: self-refresh blocked (=masked) OP0: bank 0 OP1: bank 1 OP2: bank 2 OP3: bank 3
Reserved	Write-only	OP[7:4]	Reserved. Any value written to OP[7:4] are ignored by LPDDR2.

Note: The MR16 is used to control which bank or banks are to be masked or unmasked in self-refresh mode. It has no effect in auto-refresh mode because LPDDR2 512Mb device does not support per-bank refresh in auto-refresh mode.

ОР	Bank Mask	4-Bank S4 SDRAM
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3
4	-	-
5	-	-
6	-	-
7	-	-

8.3.14 MR32_DQ Calibration Pattern A (MA[7:0] = 20H)

Reads to MR32 return DQ Calibration Pattern "A". See section 8.4.20.2 "DQ Calibration".

8.3.15 MR40 DQ Calibration Pattern B (MA[7:0] = 28H)

Reads to MR40 return DQ Calibration Pattern "B". See section 8.4.20.2 "DQ Calibration".

8.3.16 MR63_Reset (MA[7:0] = 3FH): MRW only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
X									

For additional information on MRW RESET see section 8.4.21 "Mode Register Write Command".




8.4 Command Definitions and Timing Diagrams

8.4.1 Activate Command

The SDRAM Activate command is issued by holding CS_n LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses are used to select the desired bank. The row addresses are used to determine which row to activate in the selected bank. The Activate command must be applied before any Read or Write operation can be executed. The LPDDR2 SDRAM can accept a read or write command at time tRCD after the activate command is sent. Once a bank has been activated it must be precharged before another Activate command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive Activate commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between Activate commands to different banks is tRRD.

8.4.1.1 Activate Command Cycle: tRCD = 3, tRP = 3, tRRD = 2




Note:

A Precharge-All command uses tRPab timing, while a Single Bank Precharge command uses tRPpb timing. In this figure, tRP is used to denote either an All-bank Precharge or a Single Bank Precharge




8.4.1.2 Command Input Setup and Hold Timing



Note: Setup and hold conditions also apply to the CKE pad. See section related to power down for timing diagrams related to the CKE pad.



8.4.1.3 CKE Input Setup and Hold Timing



1. After CKE is registered LOW, CKE signal level shall be maintained below VILCKE for tCKE specification (LOW pulse width).

2. After CKE is registered HIGH, CKE signal level shall be maintained above VIHCKE for tCKE specification (HIGH pulse width).



8.4.2 Read and Write Access Modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting CS_n LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW).

The LPDDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles.


A new burst access must not interrupt the previous 4-bit burst operation in case of BL = 4 setting. In case of BL = 8 and BL = 16 settings, Reads may be interrupted by Reads and Writes may be interrupted by Writes provided that this occurs on even clock cycles after the Read or Write command and tCCD is met.

8.4.3 Burst Read Command

The Burst Read command is initiated by having CS_n LOW, CA0 HIGH, CA1 LOW and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the Read Command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid datum is available RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Read Command is issued. The data strobe output is driven LOW tRPRE before the first rising valid strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pad edge aligned with the data strobe. The RL is programmed in the mode registers.

Timings for the data strobe are measured relative to the crosspoint of DQS t and its complement, DQS c.


8.4.3.1 Data Output (Read) Timing (tDQSCKmax)



- 1. tDQSCK may span multiple clock periods.
- 2. An effective Burst Length of 4 is shown.




8.4.3.2 Data Output (Read) Timing (tDQSCKmin)




Note: An effective Burst Length of 4 is shown.

8.4.3.3 Burst Read: RL = 5, BL = 4, tDQSCK > tCK




8.4.3.4 Burst Read: RL = 3, BL = 8, tDQSCK < tCK






8.4.3.5 LPDDR2: tDQSCKDL Timing



Note: tDQSCKDLmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any {tDQSCKn ,tDQSCKm} pair within any 32mS rolling window.


8.4.3.6 LPDDR2: tDQSCKDM Timing



Note: tDQSCKDMmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any $\{tDQSCKn, tDQSCKm\}$ pair within any $1.6\mu S$ rolling window.




8.4.3.7 LPDDR2: tDQSCKDS Timing



Note:

tDQSCKDSmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any {tDQSCKn ,tDQSCKm} pair for reads within a consecutive burst within any 160nS rolling window


8.4.3.8 Burst Read Followed by Burst Write: RL = 3, WL = 1, BL = 4



The minimum time from the burst read command to the burst write command is defined by the Read Latency (RL) and the Burst Length (BL). Minimum read to write latency is RL + RU(tDQSCKmax/tCK) + BL/2 + 1 - WL clock cycles. Note that if a read burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated read burst should be used as "BL" to calculate the minimum read to write delay.



8.4.3.9 Seamless Burst Read: RL = 3, BL= 4, tCCD = 2




The seamless burst read operation is supported by enabling a read command at every other clock for BL = 4 operation, every 4 clocks for BL = 8 operation, and every 8 clocks for BL=16 operation.

For LPDDR2-SDRAM, this operation is allowed regardless of whether the accesses read the same or different banks as long as the banks are activated.

8.4.4 Reads Interrupted by a Read

For LPDDR2-S4 device, burst read can be interrupted by another read on even clock cycles after the Read command, provided that tCCD is met.

8.4.4.1 Read Burst Interrupt Example: RL = 3, BL= 8, tCCD = 2



- 1. For LPDDR2-S4 devices, read burst interrupt function is only allowed on burst of 8 and burst of 16.
- 2. For LPDDR2-S4 devices, read burst interrupt may occur on any clock cycle after the initial read command, provided that tCCD is met.
- 3. Reads can only be interrupted by other reads or the BST command.
- 4. Read burst interruption is allowed to any bank inside DRAM.
- 5. Read burst with Auto-Precharge is not allowed to be interrupted.
- 6. The effective burst length of the first read equals two times the number of clock cycles between the first read and the interrupting read.




8.4.5 Burst Write Operation

The Burst Write command is initiated by having CS_n LOW, CA0 HIGH, CA1 LOW and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Write Latency (WL) is defined from the rising edge of the clock on which the Write Command is issued to the rising edge of the clock from which the tDQSS delay is measured. The first valid data must be driven WL * tCK + tDQSS from the rising edge of the clock from which the Write command is issued. The data strobe signal (DQS) should be driven LOW tWPRE prior to the data input. The data bits of the burst cycle must be applied to the DQ pads tDS prior to the respective edge of the DQS_t, DQS_c and held valid until tDH after that edge. The burst data are sampled on successive edges of the DQS_t, DQS_c until the burst length is completed, which is 4, 8, or 16 bit burst.

For LPDDR2-SDRAM devices, tWR must be satisfied before a precharge command to the same bank may be issued after a burst write operation.


Input timings are measured relative to the cross point of DQS t and its complement, DQS c.

8.4.5.1 Data Input (Write) Timing






8.4.5.2 Burst Write: WL = 1, BL= 4




8.4.5.3 Burst Write Followed by Burst Read: RL = 3, WL= 1, BL= 4



- 1. The minimum number of clock cycles from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU(tWTR/tCK)].
- 2. tWTR starts at the rising edge of the clock after the last valid input datum.
- 3. If a write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated write burst should be used as "BL" to calculate the minimum write to read delay.



8.4.5.4 Seamless Burst Write: WL= 1, BL = 4, tCCD = 2



Note:


The seamless burst write operation is supported by enabling a write command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL = 16 operation. This operation is allowed regardless of same or different banks as long as the banks are activated



8.4.6 Writes Interrupted by a Write

For LPDDR2-S4 devices, burst writes can only be interrupted by another write on even clock cycles after the write command, provided that tCCD(min) is met.

8.4.6.1 Write Burst Interrupt Timing: WL = 1, BL = 8, tCCD = 2



- 1. For LPDDR2-S4 devices, write burst interrupt function is only allowed on burst of 8 and burst of 16.
- 2. For LPDDR2-S4 devices, write burst interrupt may only occur on even clock cycles after the previous write commands, provided that tCCD(min) is met.
- 3. Writes can only be interrupted by other writes or the BST command.
- 4. Write burst interruption is allowed to any bank inside DRAM.
- 5. Write burst with Auto-Precharge is not allowed to be interrupted.
- 6. The effective burst length of the first write equals two times the number of clock cycles between the first write and the interrupting write.



8.4.7 Burst Terminate


The Burst Terminate (BST) command is initiated by having CS_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of clock. A Burst Terminate command may only be issued to terminate an active Read or Write burst. Therefore, a Burst Terminate command may only be issued up to and including BL/2 - 1 clock cycles after a Read or Write command. The effective burst length of a Read or Write command truncated by a BST command is as follows:

Effective burst length = 2 x {Number of clock cycles from the Read or Write Command to the BST command} Note that if a read or write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated burst should be used as "BL" to calculate the minimum read to write or write to read delay.

The BST command only affects the most recent read or write command. The BST command truncates an ongoing read burst RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Burst Terminate command is issued. The BST command truncates an ongoing write burst WL * tCK + tDQSS after the rising edge of the clock where the Burst Terminate command is issued.

For LPDDR2-S4 devices, the 4-bit prefetch architecture allows the BST command to be issued on an even number of clock cycles after a Write or Read command. Therefore, the effective burst length of a Read or Write command truncated by a BST command is an integer multiple of 4.


8.4.7.1 Burst Write Truncated by BST: WL = 1, BL = 16



- 1. The BST command truncates an ongoing write burst WL * tCK + tDQSS after the rising edge of the clock where the Burst Terminate command is issued.
- 2. For LPDDR2-S4 devices, BST can only be issued at even number of clock cycles after the Write command.
- 3. Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.



8.4.7.2 Burst Read Truncated by BST: RL = 3, BL = 16



- 1. The BST command truncates an ongoing read burst RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Burst Terminate command is issued.
- 2. For LPDDR2-S4 devices, BST can only be issued at even number of clock cycles after the Read command.
- 3. Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.





8.4.8 Write Data Mask

One write data mask (DM) pad for each data byte (DQ) will be supported on LPDDR2 devices, consistent with the implementation on LPDDR SDRAMs. Each data mask (DM) may mask its respective data byte (DQ) for any given cycle of the burst. Data mask has identical timings on write operations as the data bits, though used as input only, is internally loaded identically to data bits to insure matched system timing.

See 8.4.14.2 "Precharge & Auto Precharge Clarification" table for Write to Precharge timings.

8.4.8.1 Write Data Mask Timing







8.4.9 Precharge Operation

The Precharge command is used to precharge or close a bank that has been activated. The Precharge command is initiated by having CS_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag, and the bank address bits, BA0 and BA1 are used to determine which bank(s) to precharge. The bank(s) will be available for a subsequent row access tRPab after an All-Bank Precharge command is issued and tRPpb after a Single-Bank Precharge command is

For 4-bank devices, the Row Precharge time (tRP) for an All-Bank Precharge (tRPab) is equal to the Row Precharge time for a Single-Bank Precharge (tRPpb).

8.4.9.1 Bank Selection for Precharge by Address Bits

AB (CA4r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 4-bank device
0	0	0	Bank 0 only
0	0	1	Bank 1 only
0	1	0	Bank 2 only
0	1	1	Bank 3 only
1	DON'T CARE	DON'T CARE	All Banks



8.4.10 Burst Read Operation Followed by Precharge


For the earliest possible precharge, the precharge command may be issued BL/2 clock cycles after a Read command. For an untruncated burst, BL is the value from the Mode Register. For a truncated burst, BL is the effective burst length. A new bank active (command) may be issued to the same bank after the Row Precharge time (tRP). A precharge command cannot be issued until after tRAS is satisfied.

For LPDDR2-S4 devices, the minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a Read command. This time is called tRTP (Read to Precharge).

For LPDDR2-S4 devices, tRTP begins BL/2 - 2 clock cycles after the Read command. If the burst is truncated by a BST command or a Read command to a different bank, the effective "BL" shall be used to calculate when tRTP begins.


See 8.4.14.2 "Precharge & Auto Precharge Clarification" table for Read to Precharge timings.

8.4.10.1 Burst Read Followed by Precharge: RL = 3, BL = 8, RU(tRTP(min)/tCK) = 2





8.4.10.2 Burst Read Followed by Precharge: RL = 3, BL = 4, RU(tRTP(min)/tCK) = 3





8.4.11 Burst Write Followed by Precharge


For write cycles, a delay must be satisfied from the time of the last valid burst input data until the Precharge command may be issued. This delay is known as the write recovery time (tWR) referenced from the completion of the burst write to the precharge command. No Precharge command to the same bank should be issued prior to the tWR delay.

LPDDR2-S4 devices write data to the array in prefetch quadruples (prefetch = 4). The beginning of an internal write operation may only begin after a prefetch group has been latched completely. Therefore, the write recovery time (tWR) starts at different boundaries.

The minimum Write to Precharge command spacing to the same bank is WL + BL/2 + 1 + RU(tWR/tCK) clock cycles. For an untruncated burst, BL is the value from the Mode Register. For a truncated burst, BL is the effective burst length.

See 8.4.14.2 "Precharge & Auto Precharge Clarification" table for Write to Precharge timings.

8.4.11.1 Burst Write Followed by Precharge: WL = 1, BL = 4





8.4.12 Auto Precharge Operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge command or the auto-precharge function. When a Read or a Write command is given to the LPDDR2 SDRAM, the AP bit (CA0f) may be set to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle.

If AP is LOW when the Read or Write command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the Read or Write command is issued, then the auto-precharge function is engaged. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon Read or Write latency) thus improving system performance for random data access.


8.4.13 Burst Read with Auto-Precharge

If AP (CA0f) is HIGH when a Read Command is issued, the Read with Auto-Precharge function is engaged. LPDDR2-S4 devices start an Auto-Precharge operation on the rising edge of the clock BL/2 or BL/2 - 2 + RU(tRTP/tCK) clock cycles later than the Read with AP command, whichever is greater. Refer to section 8.4.14.2 "Precharge & Auto Precharge Clarification" table for equations related to Auto-Precharge for LPDDR2-S4.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied simultaneously.

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.

8.4.13.1 Burst Read with Auto-Precharge: RL = 3, BL = 4, RU(tRTP(min)/tCK) = 2






8.4.14 Burst Write with Auto-Precharge

If AP (CA0f) is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged. The LPDDR2 SDRAM starts an Auto Precharge operation on the rising edge which is tWR cycles after the completion of the burst write.

A new bank activate (command) may be issued to the same bank if both of the following two conditions are satisfied.

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.

8.4.14.1 Burst Write with Auto Precharge: WL = 1, BL = 4





8.4.14.2 Precharge & Auto Precharge Clarification

From Command	To Command	Minimum Delay between "From Command" to "To Command"	Unit	Notes
Dood	Precharge (to same Bank as Read)	BL/2 + max(2, RU(tRTP/tCK)) - 2	CLK	1
Read	Precharge All	BL/2 + max(2, RU(tRTP/tCK)) - 2	CLK	1
BST	Precharge (to same Bank as Read)	1	CLK	1
(for Reads)	Precharge All	1	CLK	1
	Precharge (to same Bank as Read w/AP)	BL/2 + max(2, RU(tRTP/tCK)) - 2	CLK	1,2
	Precharge All	BL/2 + max(2, RU(tRTP/tCK)) - 2	CLK	1
	Activate (to same Bank as Read w/AP)	BL/2 + max(2, RU(tRTP/tCK)) - 2 + RU(tRPpb/tCK)	CLK	1
Read w/AP	Write or Write w/AP (same bank)	illegal	CLK	3
	Write or Write w/AP (different bank)	RL + BL/2 + RU(tDQSCKmax/tCK) - WL + 1	CLK	3
	Read or Read w/AP (same bank)	illegal	CLK	3
	Read or Read w/AP (different bank)	BL/2	CLK	3
Write	Precharge (to same Bank as Write)	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
vvrite	Precharge All	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
BST	Precharge (to same Bank as Write)	WL + RU(tWR/tCK) + 1	CLK	1
(for Writes)	Precharge All	WL + RU(tWR/tCK) + 1		1
	Precharge (to same Bank as Write w/AP)	WL + BL/2+ RU(tWR/tCK) + 1	CLK	1
	Precharge All	WL + BL/2+ RU(tWR/tCK) + 1	CLK	1
	Activate (to same Bank as Write w/AP)	WL + BL/2 + RU(tWR/tCK) + 1 + RU(tRPpb/tCK)	CLK	1
Write w/AP	Write or Write w/AP (same bank)	illegal	CLK	3
	Write or Write w/AP (different bank)	BL/2	CLK	3
	Read or Read w/AP (same bank)	illegal	CLK	3
	Read or Read w/AP (different bank)	WL + BL/2 + RU(tWTR/tCK) + 1	CLK	3
Dracharga	Precharge (to same Bank as Precharge)	1	CLK	1
Precharge -	Precharge All	1	CLK	1
Precharge	Precharge	1	CLK	1
All	Precharge All	1	CLK	1

Notes:

^{1.} For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after tRP depending on the latest precharge command issued to that bank.

2. Any command issued during the specified minimum delay time is illegal.

^{3.} After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read w/AP and Write w/AP may not be interrupted or truncated.



8.4.15 Refresh Command

The Refresh command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of clock. All Bank Refresh is initiated by having CA3 HIGH at the rising edge of clock.

An All Bank Refresh command, REFab performs a refresh operation to all banks. All banks have to be in Idle state when REFab is issued (for instance, by Precharge all-bank command). REFab also synchronizes the bank count between the controller and the SDRAM to zero.

As shown in 8.4.15.1 "Command Scheduling Separations Related to Refresh" table, the REFab command may not be issued to the memory until the following conditions have been met:

- a) The tRFCab has been satisfied after the prior REFab command
- b) The tRP has been satisfied after prior Precharge commands

When the All Bank refresh cycle has completed, all banks will be in the Idle state.

As shown in 8.4.15.1 "Command Scheduling Separations Related to Refresh" table, after issuing REFab:

- a) The tRFCab latency must be satisfied before issuing an ACTIVATE command
- b) The tRFCab latency must be satisfied before issuing a REFab command

8.4.15.1 Command Scheduling Separations Related to Refresh

Symbol	minimum delay from	to				
+DECah	tRFCab REFab	REFab				
IRFCab	KEFAD	Activate cmd to any bank				
tRRD Activate		Activate cmd to different bank than prior Activate				
Note: A bar	Note: A bank must be in the Idle state before it is refreshed.					

8.4.16 LPDDR2 SDRAM Refresh Requirements

(1) Minimum number of Refresh commands:

The LPDDR2 SDRAM requires a minimum number of R Refresh (REFab) commands within any rolling Refresh Window (tREFW = 32 mS @ MR4[2:0] = "011" or Tj \leq 85°C). The required minimum number of Refresh commands and resulting average refresh interval (tREFI) are given in 9.6.1 "Refresh Requirement Parameters" table. See Mode Register 4 for tREFW and tREFI refresh multipliers at different MR4 settings.

(2) Burst Refresh limitation:

To limit maximum current consumption, a maximum of 8 REFab commands may be issued in any rolling tREFBW (tREFBW = 4 x 8 x tRFCab).


(3) Refresh Requirements and Self-Refresh:

If any time within a refresh window is spent in Self-Refresh Mode, the number of required Refresh commands in this particular window is reduced to:

 $R^* = R - RU\{tSRF / tREFI\} = R - RU\{R * tSRF / tREFW\}$; where RU stands for the round-up function.



8.4.16.1 Definition of tSRF



Several examples on how tSRF is calculated:

A: with the time spent in Self-Refresh Mode fully enclosed in the Refresh Window (tREFW).

B: at Self-Refresh entry.

C: at Self-Refresh exit.

D: with several different intervals spent in Self Refresh during one tREFW interval.

In contrast to JESD79 and JESD79-2 and JESD79-3 compliant SDRAM devices, LPDDR2-S4 devices allow significant flexibility in scheduling REFRESH commands, as long as the boundary conditions above are met. In the most straight forward case a REFRESH command should be scheduled every tREFI. In this case Self-Refresh may be entered at any time.

The users may choose to deviate from this regular refresh pattern e.g., to enable a period where no refreshes are required. As an example, using a 1Gb LPDDR2-S4 device, the user can choose to issue a refresh burst of 4096 REFRESH commands with the maximum allowable rate (limited by tREFBW) followed by a long time without any REFRESH commands, until the refresh window is complete, then repeating this sequence. The achievable time without REFRESH commands is given by tREFW - (R / 8) * tREFBW = tREFW - R * 4 * tRFCab.@ Tj \leq 85°C this can be up to 32 mS - 4096 * 4 * 130 nS \approx 30 mS.

While both - the regular and the burst/pause - patterns can satisfy the refresh requirements per rolling refresh interval, if they are repeated in every subsequent 32 mS window, extreme care must be taken when transitioning from one pattern to another to satisfy the refresh requirement in every rolling refresh window during the transition.


Figure of 8.4.16.3 shows an example of an allowable transition from a burst pattern to a regular, distributed pattern. If this transition happens directly after the burst refresh phase, all rolling tREFW interval will have at least the required number of refreshes.

Figure of 8.4.16.4 shows an example of a non-allowable transition. In this case the regular refresh pattern starts after the completion of the pause-phase of the burst/pause refresh pattern. For several rolling tREFW intervals the minimum number of REFRESH commands is not satisfied.

The understanding of the pattern transition is extremely relevant (even if in normal operation only one pattern is employed), as in Self-Refresh-Mode a regular, distributed refresh pattern has to be assumed, which is reflected in the equation for R* above. Therefore it is recommended to enter Self-Refresh-Mode ONLY directly after the burst-phase of a burst/pause refresh pattern as indicated in figure of 8.4.16.5 and begin with the burst phase upon exit from Self-Refresh.




8.4.16.2 Regular, Distributed Refresh Pattern



Notes:

- 1. Compared to repetitive burst Refresh with subsequent Refresh pause.
- 2. For an example, in a 1Gb LPDDR2 device at Tj ≤ 85°C, the distributed refresh pattern would have one REFRESH command per 7.8 µS; the burst refresh pattern would have an average of one refresh command per 0.52 µS followed by ≈30 mS without any REFRESH command.

8.4.16.3 Allowable Transition from Repetitive Burst Refresh




Notes:

- 1. Shown with subsequent Refresh pause to regular distributed Refresh pattern.
- 2. For an example, in a 1Gb LPDDR2 device at Tj \leq 85°C, the distributed refresh pattern would have one REFRESH command per 7.8 μ S; the burst refresh pattern would have an average of one refresh command per 0.52 μ S followed by \approx 30 mS without any REFRESH command.




8.4.16.4 NOT-Allowable Transition from Repetitive Burst Refresh



- Shown with subsequent Refresh pause to regular distributed Refresh pattern.
 Only ≈2048 REFRESH commands (< R which is 4096) in the indicated tREFW window.

Recommended Self-Refresh Entry and Exit 8.4.16.5




Note:

1. In conjunction with a Burst/Pause Refresh patterns.



8.4.16.6 All Bank Refresh Operation





8.4.17 Self Refresh Operation

The Self Refresh command can be used to retain data in the LPDDR2 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the LPDDR2 SDRAM retains data without external clocking. The LPDDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CKE LOW, CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode.

LPDDR2-S4 devices can operate in Self Refresh in both the Standard or Extended Temperature Ranges. LPDDR2-S4 devices will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperatures and higher temperatures.

Once the LPDDR2 SDRAM has entered Self Refresh mode, all of the external signals except CKE, are "don't care". For proper self refresh operation, power supply pads (VDD1, VDD2, and VDD2) must be at valid levels. VDDQ may be turned off during Self-Refresh. Prior to exiting Self-Refresh, VDDQ must be within specified limits. VrefDQ and VrefCA may be at any level within minimum and maximum levels (see section 9.1 "Absolute Maximum DC Ratings" table). However prior to exit Self-Refresh, VrefDQ and VrefCA must be within specified limits (see section 9.2.1.1 "Recommended DC Operating Conditions" table). The SDRAM initiates a minimum of one all-bank refresh command internally within tCKESR period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the LPDDR2 SDRAM must remain in Self Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock one clock after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.


The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of 2 clock cycles prior to CKE going back HIGH. Once Self Refresh Exit is registered, a delay of at least tXSR must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period tXSR for proper operation except for self refresh re-entry. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval tXSR.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one Refresh command (one all-bank) is issued before entry into a subsequent Self Refresh.

For LPDDR2 SDRAM, the maximum duration in power-down mode is only limited by the refresh requirements outlined in section 8.4.16 "LPDDR2 SDRAM Refresh Requirements", since no refresh operations are performed in power-down mode.



8.4.17.1 Figure of Self Refresh Operation



Notes:

- 1. Input clock frequency may be changed or stopped during self-refresh, provided that upon exiting self-refresh, a minimum of 2 clocks of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the particular speed grad
- 2. Device must be in the "All banks idle" state prior to entering Self Refresh mode.
- 3. tXSR begins at the rising edge of the clock after CKE is driven HIGH.
- 4. A valid command may be issued only after tXSR is satisfied. NOPs shall be issued during tXSR.

8.4.18 Partial Array Self-Refresh: Bank Masking

Each bank of LPDDR2 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 4 bits accessible via MRW command is assigned to program the bank masking status of each bank up to 4 banks. For bank masking bit assignments, see section 8.3.13 Mode Register 16 "MR16_PASR_Bank Mask (MA[7:0] = 10H)".

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to the entire bank is blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, "unmasked". When a bank mask bit is unmasked, a refresh to a bank is determined by the programmed status of segment mask bits.


8.4.19 Mode Register Read Command

The Mode Register Read command is used to read configuration and status data from mode registers. The Mode Register Read (MRR) command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r- CA4r}. The mode register contents are available on the first data beat of DQ[0:7], RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Mode Register Read Command is issued. Subsequent data beats contain valid, but undefined content, except in the case of the DQ Calibration function DQC, where subsequent data beats contain valid content as described in section 8.4.20.2 "DQ Calibration". All DQS_t, DQS_c shall be toggled for the duration of the Mode Register Read burst.

The MRR command has a burst length of four. The Mode Register Read operation (consisting of the MRR command and the corresponding data traffic) shall not be interrupted. The MRR command period (tMRR) is 2 clock cycles. Mode Register Reads to reserved and write-only registers shall return valid, but undefined content on all data beats and DQS_t, DQS_c shall be toggled.



8.4.19.1 Mode Register Read Timing Example: RL = 3, tMRR = 2




Notes:

- 1. Mode Register Read has a burst length of four.
- 2. Mode Register Read operation shall not be interrupted.
- 3. Mode Register data is valid only on DQ[0-7] on the first beat. Subsequent beats contain valid, but undefined data. DQ[8-max] contain valid, but undefined data for the duration of the MRR burst.
- 4. The Mode Register Command period is tMRR. No command (other than Nop) is allowed during this period.
- 5. Mode Register Reads to DQ Calibration registers MR32 and MR40 are described in the section on DQ Calibration.
- 6. Minimum Mode Register Read to write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 WL clock cycles.
- 7. Minimum Mode Register Read to Mode Register Write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 clock cycles.

The MRR command shall not be issued earlier than BL/2 clock cycles after a prior Read command and WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles after a prior Write command, because read-bursts and write-bursts shall not be truncated by MRR. Note that if a read or write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated burst should be used as "BL".




8.4.19.2 Read to MRR Timing Example: RL = 3, tMRR = 2



Notes:

- 1. The minimum number of clocks from the burst read command to the Mode Register Read command is BL/2.
- 2. The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.

8.4.19.3 Burst Write Followed by MRR: RL = 3, WL = 1, BL = 4



Notes:

2. The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.

^{1.} The minimum number of clock cycles from the burst write command to the Mode Register Read command is [WL + 1 + BL/2 + RU(tWTR/tCK)].



8.4.20 Temperature Sensor

LPDDR2 SDRAM features a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the Extended Temperature Range and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature (See 9.2.3 "Operating Temperature Conditions" table) may be used to determine whether operating temperature requirements are being met.

LPDDR2 devices shall monitor device temperature and update MR4 according to tTSI. Upon exiting self-refresh or power-down, the device temperature status bits shall be no older than tTSI.

When using the temperature sensor, the actual device junction temperature may be higher than the operating temperature specification (See 9.2.3 "Operating Temperature Conditions" table) that applies for the Standard or Extended Temperature Ranges. For example, Tj may be above 85°C when MR4[2:0] equals 011b.

To assure proper operation using the temperature sensor, applications should consider the following factors: TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.

ReadInterval is the time period between MR4 reads from the system.

TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.

SysRespDelay is the maximum time between a read of MR4 and the response by the system.

LPDDR2 devices shall allow for a 2°C temperature margin between the point at which the device temperature enters the Extended Temperature Range and point at which the controller re-configures the system accordingly.


In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

TempGradient x (ReadInterval + tTSI + SysRespDelay) ≤ 2°C

In this case, ReadInterval shall be no greater than 167 mS.



8.4.20.1 Temperature Sensor Timing



8.4.20.2 DQ Calibration

LPDDR2 device features a DQ Calibration function that outputs one of two predefined system timing calibration patterns. A Mode Register Read to MR32 (Pattern "A") or MR40 (Pattern "B") will return the specified pattern on DQ[0] and DQ[8] for x16 devices, and DQ[0], DQ[8], DQ[16], and DQ[24] for x32 devices.

For x16 devices, DQ[7:1] and DQ[15:9] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst.


For LPDDR2-S4 devices, MRR DQ Calibration commands may only occur in the Idle state.

Table of Data Calibration Pattern Description

Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3 Description			
Pattern A	MR32	1	0	1	0	Read to MR32 return DQ calibration pattern A		
Pattern B	MR40	0	0	1	1	Read to MR40 return DQ calibration pattern B		



8.4.20.3 MR32 and MR40 DQ Calibration Timing Example: RL = 3, tMRR = 2



Notes:

- 1. Mode Register Read has a burst length of four.
- 2. Mode Register Read operation shall not be interrupted.

5. The Mode Register Command period is tMRR. No command (other than Nop) is allowed during this period.

^{3.} Mode Register Reads to MR32 and MR40 drive valid data on DQ[0] during the entire burst. For x16 devices, DQ[8] shall drive the same information as DQ[0] during the burst. For x32 devices, DQ[8], DQ[16], and DQ[24] shall drive the same information as DQ[0] during the burst. 4.For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or they may drive 0b during the burst.




8.4.21 Mode Register Write Command

The Mode Register Write command is used to write configuration data to mode registers. The Mode Register Write (MRW) command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r-CA4r}. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by tMRW. Mode Register Writes to read-only registers shall have no impact on the functionality of the device.

For LPDDR2-S4 devices, the MRW may only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in the idle precharge state is to issue a Precharge-All command.

8.4.21.1 Mode Register Write Timing Example: RL = 3, tMRW = 5



Notes:

- 1. The Mode Register Write Command period is tMRW. No command (other than Nop) is allowed during this period.
- 2. At time Ty, the device is in the idle state.

8.4.21.2 Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)

Current State	Command	Intermediate State	Next State		
	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle		
All Banks Idle	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle		
	MRW (RESET)	Resetting (Device Auto-Initialization)	All Banks Idle		
MRR		Mode Register Reading (Bank(s) Active)	Bank(s) Active		
Bank(s) Active	MRW	MRW Not Allowed			
	MRW (RESET)	Not Allowed	Not Allowed		



8.4.22 Mode Register Write Reset (MRW Reset)

Any MRW command issued to MRW63 initiates an MRW Reset. The MRW Reset command brings the device to the Device Auto-Initialization (Resetting) State in the Power-On Initialization sequence (see step 3 in sections 8.2.1 "Power Ramp and Device Initialization"). The MRW Reset command may be issued from the Idle state for LPDDR2-S4 devices. This command resets all Mode Registers to their default values. No commands other than NOP may be issued to the LPDDR2 device during the MRW Reset period (tINIT4). After MRW Reset, boot timings must be observed until the device initialization sequence is complete and the device is in the Idle state. Array data for LPDDR2-S4 devices are undefined after the MRW Reset command.

For the timing diagram related to MRW Reset, refer to 8.2.3 "Power Ramp and Initialization Sequence" figure.



8.4.23 Mode Register Write ZQ Calibration Command

The MRW command is also used to initiate the ZQ Calibration command. The ZQ Calibration command is used to calibrate the LPDDR2 output drivers (RON) over process, temperature, and voltage. LPDDR2-S4 devices support ZQ Calibration.

There are four ZQ Calibration commands and related timings times, tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT corresponds to the initialization calibration, tZQRESET for resetting ZQ setting to default, tZQCL is for long calibration, and tZQCS is for short calibration. See Mode Register 10 (MR10) for description on the command codes for the different ZQ Calibration commands.

The Initialization ZQ Calibration (ZQINIT) shall be performed for LPDDR2-S4 devices. This Initialization Calibration achieves a RON accuracy of ±15%. After initialization, the ZQ Long Calibration may be used to re-calibrate the system to a RON accuracy of ±15%. A ZQ Short Calibration may be used periodically to compensate for temperature and voltage drift in the system.

The ZQ Reset Command resets the RON calibration to a default accuracy of ±30% across process, voltage, and temperature. This command is used to ensure RON accuracy to ±30% when ZQCS and ZQCL are not used.

One ZQCS command can effectively correct a minimum of 1.5% (ZQ Correction) of RON impedance error within tZQCS for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity'. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the LPDDR2 is subject to in the application, is illustrated. The interval could be defined by the following formula:

where TSens = max(dRONdT) and VSens = max(dRONdV) define the LPDDR2 temperature and voltage sensitivities.

For example, if TSens = 0.75% / C, VSens = 0.20% / mV, Tdriftrate = 1 C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$


For LPDDR2-S4 devices, a ZQ Calibration command may only be issued when the device is in Idle state with all banks precharged.

No other activities can be performed on the LPDDR2 data bus during the calibration period (tZQINIT, tZQCL, tZQCS). The quiet time on the LPDDR2 data bus helps to accurately calibrate RON. There is no required quiet time after the ZQ Reset command. If multiple devices share a single ZQ Resistor, only one device may be calibrating at any given time. After calibration is achieved, the LPDDR2 device shall disable the ZQ pad's current consumption path to reduce power.

In systems that share the ZQ resistor between devices, the controller must not allow overlap of tZQINIT, tZQCS, or tZQCL between the devices. ZQ Reset overlap is allowed. If the ZQ resistor is absent from the system, ZQ shall be connected to VDD2. In this case, the LPDDR2 device shall ignore ZQ calibration commands and the device will use the default calibration settings (See section 9.2.6.5 "RONPU and RONPD Characteristics without ZQ Calibration" Output Driver DC Electrical Characteristics without ZQ Calibration table).




ZQ Calibration Initialization Timing Example 8.4.23.1



Notes:

- 1. The ZQ Calibration Initialization period is tZQINIT. No command (other than Nop) is allowed during this period.
- CKE must be continuously registered HIGH during the calibration period.
 All devices connected to the DQ bus should be high impedance during the calibration process.

8.4.23.2 **ZQ Calibration Short Timing Example**




Notes:

- 1. The ZQ Calibration Short period is tZQCS. No command (other than Nop) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.




8.4.23.3 ZQ Calibration Long Timing Example



Notes:

- 1. The ZQ Calibration Long period is tZQCL. No command (other than Nop) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.

8.4.23.4 ZQ Calibration Reset Timing Example



Notes:

- 1. The ZQ Calibration Reset period is tZQRESET. No command (other than Nop) is allowed during this period.
- 2. CKE must be continuously registered HIGH during the calibration period.
- 3. All devices connected to the DQ bus should be high impedance during the calibration process.

8.4.23.5 ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ Calibration function, a 240 Ohm ± 1% tolerance external resistor must be connected between the ZQ pad and ground. A single resistor can be used for each LPDDR2 device or one resistor can be shared between multiple LPDDR2 devices if the ZQ calibration timings for each LPDDR2 device do not overlap. The total capacitive loading on the ZQ pad must be limited (See section 9.2.6.7 "Input/Output Capacitance" table).



8.4.24 Power-Down

For LPDDR2 SDRAM, power-down is synchronously entered when CKE is registered LOW and CS_n HIGH at the rising edge of clock. CKE must be registered HIGH in the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. CKE is allowed to go LOW while any of other operations such as row activation, precharge, autoprecharge, or refresh is in progress, but power-down IDD spec will not be applied until finishing those operations. Timing diagrams are shown in the following pages with details for entry into power down.


For LPDDR2 SDRAM, if power-down occurs when all banks are idle, this mode is referred to as idle power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK_t, CK_c, and CKE. In power-down mode, CKE must be maintained LOW while all other input signals are "Don't Care". CKE LOW must be maintained until tCKE has been satisfied. VREF must be maintained at a valid level during power down. VDDQ may be turned off during power down. If VDDQ is turned off, then VREFDQ must also be turned off. Prior to exiting power down, both VDDQ and VREFDQ must be within their respective min/max operating ranges (See 9.2.1.1 "Recommended DC Operating Conditions" table).

For LPDDR2 SDRAM, the maximum duration in power-down mode is only limited by the refresh requirements outlined in section 8.4.16 "LPDDR2 SDRAM Refresh Requirements", as no refresh operations are performed in power-down mode.

The power-down state is exited when CKE is registered HIGH. The controller shall drive CS_n HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP after CKE goes HIGH. Power-down exit latency is defined in section 9.7.1 "LPDDR2 AC Timing" table.


8.4.24.1 Basic Power Down Entry and Exit Timing




Note:
Input clock frequency may be changed or the input clock stopped during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.



8.4.24.2 Example of CKE Intensive Environment



8.4.24.3 Refresh to Refresh Timing with CKE Intensive Environment




Note:

The pattern shown above can repeat over a long period of time. With this pattern, LPDDR2 SDRAM guarantees all AC and DC timing & voltage specifications with temperature and voltage drift.




8.4.24.4 Read to Power-Down Entry



CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Read command is Registered.


8.4.24.5 Read with Auto precharge to Power-Down Entry



CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Read command is registered.




8.4.24.6 Write to Power-Down Entry



 ${\sf CKE}\ may\ be\ registered\ LOW\ WL+1+BL/2+RU(tWR/tCK)\ clock\ cycles\ after\ the\ clock\ on\ which\ the\ Write\ command\ is\ registered.$


8.4.24.7 Write with Auto Precharge to Power-Down Entry



CKE may be registered LOW WL + 1 + BL/2 + RU(tWR/tCK) + 1 clock cycles after the Write command is registered.




8.4.24.8 Refresh Command to Power-Down Entry




CKE may go LOW tIHCKE after the clock on which the Refresh command is registered.

8.4.24.9 Activate Command to Power-Down Entry




8.4.24.10 Precharge/Precharge-all Command to Power-Down Entry



CKE may go LOW tIHCKE after the clock on which the Precharge/Precharge-All command is registered.




8.4.24.11 Mode Register Read to Power-Down Entry



CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Mode Register Read command is registered.

8.4.24.12 MRW Command to Power-Down Entry



CKE may be registered LOW tMRW after the clock on which the Mode Register Write command is registered.

8.4.25 Deep Power-Down

Deep Power-Down is entered when CKE is registered LOW with CS_n LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. All banks must be in idle state with no activity on the data bus prior to entering the Deep Power Down mode. During Deep Power-Down, CKE must be held LOW.


In Deep Power-Down mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry may be disabled within the SDRAM. All power supplies must be within specified limits prior to exiting Deep Power- Down. VrefDQ and VrefCA may be at any level within minimum and maximum levels (See 9.1 "Absolute Maximum DC Ratings"). However prior to exiting Deep Power-Down, Vref must be within specified limits (See 9.2.1.1 "Recommended DC Operating Conditions").

The contents of the SDRAM may be lost upon entry into Deep Power-Down mode.

The Deep Power-Down state is exited when CKE and CS_n are registered HIGH, while meeting tISCKE with a stable clock input. The SDRAM must be fully re-initialized by controller as described in the Power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence.



8.4.25.1 Deep Power Down Entry and Exit Timing



Notes:

- 1. Initialization sequence may start at any time after TC.
- 2. tlNIT3 and TC refer to timings in the LPDDR2 initialization sequence. For more detail, see section 8.2 "Power-up, Initialization, and Power-Off"
- 3. Input clock frequency may be changed or the input clock stopped during deep power-down, provided that upon exiting deep power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to deep power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

8.4.26 Input Clock Stop and Frequency Change

LPDDR2 devices support input clock frequency change during CKE LOW under the following conditions:

- tCK(abs)min is met for each clock cycle;
- Refresh Requirements apply during clock frequency change;
- During clock frequency change, only REFab commands may be executing;
- Any Activate, or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions (tRCD, tRP) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR2 devices support clock stop during CKE LOW under the following conditions:

- CK_t is held LOW and CK_c is held HIGH during clock stop;
- Refresh Requirements apply during clock stop;
- During clock stop, only REFab commands may be executing;
- Any Activate, or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions (tRCD, tRP) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH.

LPDDR2 devices support input clock frequency change during CKE HIGH under the following conditions:



- tCK(abs)min is met for each clock cycle;
- Refresh Requirements apply during clock frequency change;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to changing the frequency;
- CS n shall be held HIGH during clock frequency change;
- · During clock frequency change, only REFab commands may be executing;
- The LPDDR2 device is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK + tXP.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR2 devices support clock stop during CKE HIGH under the following conditions:

- CK_t is held LOW and CK_c is held HIGH during clock stop;
- CS_n shall be held HIGH during clock stop;
- · Refresh Requirements apply during clock stop;
- During clock stop, only REFab commands may be executing;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to stopping the clock;
- The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to stopping the clock;
- The LPDDR2 device is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK + tXP.

8.4.27 No Operation Command

The purpose of the No Operation command (NOP) is to prevent the LPDDR2 device from registering any unwanted command between operations. Only when the CKE level is constant for clock cycle N-1 and clock cycle N, a NOP command may be issued at clock cycle N. A NOP command has two possible encodings:

- 1. CS n HIGH at the clock rising edge N.
- 2. CS_n LOW and CA0, CA1, CA2 HIGH at the clock rising edge N.

The No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

8.5 Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the Banks.

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.



8.5.1 Command Truth Table

	Command Pins			DDR CA Pins (10)							CK_t			
Command	CKE CS_N		CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7 CA8 CA9								CA9	EDGE		
	CK_t(n-1)	CK_t(n)	CS_N	CAU	CAI	CAZ	CAS	CA4	CAS	CAU	CAI	CAO	CAS	
MRW	н	н	L,	L	L.	L	L	MAO	MA1	MA2	MA3	MA4	MA5	Ţ
m.KV	- 0		Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	Z.
MRR	200		L	L	L	L	н	MAO	MA1	MA2	MA3	MA4	MA5	_f
mrk	н	х	MA6	MA7				,	x				1	
Refresh	sh		L	Ł	L	Н	Н)	(1
(all bank)	н	H	х						X					17
Enter	н	100	L	L	L	н				х				_F
Self Refresh	х	L	х						Х					17
Activate			L	L	Н	R8	R9	R10	R11	R12	BAO	BA1	х	
(bank)	н	Н	х	RÓ	R1	R2	R3	R4	R5	R6	R7	х	×	1
Write	.050		L	н	L	L	RFU	RFU	C1	C2	BA0	BA1	×	F
(bank)	н	H	х	AP*3.4	СЗ	C4	C5	C6	C7	C8	х	х	х	ī
Read			L	н	L	н	RFU	RFU	C1	C2	BA0	BA1	×	F
(bank)	H	н	х	AP*3.4	C3	C4	C5	C6	C7	C8	х	х	х	1
Precharge	1997		ι	H	Н	L	Н	AB	х	Х	BAO	BA1	×	£
(per bank, all bank)	н	н	х	×							1-			
1222	7657	N 18	t.	н	н	L	L X					J-		
BST	н	н	х	x						17				
Enter Deep	н		L	н	н	L	t X					5		
Power Down	×	L	х		x						1 L			
P4A82A001	102.01		L	н	н	н				х				
NOP	н	Н	×	0.00					X					1
Maintain			L	н н н х								J		
PD,SREF,DPD (NOP)	L	L	х	x							ī			
1900000	000.0		н	x							F			
NOP	н	Н	х		×							ī.		
Maintain	393	92	н	x						J-				
PD,SREF,DPD (NOP)	L	L	х	x							17			
Enter	н		н						х					_F
Power Down	x	L	х						х					Z
Exit PD,	L		н						х					T
SREF,DPD	х	Н	×						х					7

Notes:

- 1. All LPDDR2 commands are defined by states of CS_n, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
- 2. For LPDDR2 SDRAM, Bank addresses BA0 and BA1 (BA) determine which bank is to be operated upon.
- 3. AP is significant only to SDRAM.
- 4. AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
- 5. "X" means "H or L (but a defined logic level)".
- 6. Self refresh exit and Deep Power Down exit are asynchronous.
 7. VREF must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
 8. CAxr refers to command/address bit "x" on the rising edge of clock.
 9. CAxf refers to command/address bit "x" on the falling edge of clock.

- 10. CS_n and CKE are sampled at the rising edge of clock.
 11. The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- 12. AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.



8.5.2 CKE Truth Table

Device Current State ³	CKEn-1"	CKEn"	CS_n ²	Command n'4	Operation n ⁻⁴	Device Next State	Notes
1.E. D	L	L	X	X	Maintain Active Power Down	Active Power Down	
Active Power Down	L	н	Н	NOP	Exit Active Power Down	Active	6, 9
Idla Davisa Davis	L	L	X	X	Maintain Idle Power Down	Idle Power Down	
Idle Power Down	L	н	Н	NOP	Exit Idle Power Down	Idle	6, 9
Resetting Power Down	L	L	×	×	Maintain Resetting Power Down	Resetting Power Down	
	L	н	н	NOP	Exit Resetting Power Down	Idle or Resetting	6, 9, 12
Deep Power Down	L	L	х	×	Maintain Deep Power Down	Deep Power Down	
	L	Н	Н	NOP	Exit Deep Power Down Power On		8
C-W D-fb	L	L	Х	X	Maintain Self Refresh	Self Refresh	
Self Refresh	L	H	н	NOP	Exit Self Refresh	Idle	7, 10
Bank(s) Active	н	L	н	NOP	Enter Active Power Down	Active Power Down	
	н	L	н	NOP	Enter Idle Power Down	Idle Power Dow	
All Banks Idle	н	L	L	Enter Self Refresh	Enter Self Refresh	Self Refresh	
	Н	L	L	Deep Power Down	Enter Deep Power Down	Deep Power Down	
Resetting	н	L	н	NOP	Enter Resetting Power Down	Resetting Power Down	
Others states	Н	н		Refer to the Con	nmand Truth Table		-

- 1. "CKEn" is the logic state of CKE at clock rising edge n; "CKEn-1" was the state of CKE at the previous clock edge.
- 2. "CS_n" is the logic state of CS_n at the clock rising edge n;
- 3. "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.

 4. "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- 5. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 6. Power Down exit time (tXP) should elapse before a command other than NOP is issued.
- 7. Self-Refresh exit time (tXSR) should elapse before a command other than NOP is issued.
- 8. The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.
- 9. The clock must toggle at least once during the tXP period. 10. The clock must toggle at least once during the tXSR time.
- 11. X' means 'Don't care'.
- 12. Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.



8.5.3 Current State Bank n - Command to Bank n Truth Table

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (All Bank)	Begin to refresh	Refreshing(All Bank)	6
ldie MRW	MRW	Load value to Mode Register	MR Writing	6
iale	MRR	Read value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	6, 7
	Precharge	Deactivate row in bank or banks	Precharging	8, 14
	Read	Select column, and start read burst	Reading	
Write	Write	Select column, and start write burst	Writing	
Row Active	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start new read burst	Reading	9, 10
Reading	Write	Select column, and start write burst	Writing	9, 10, 11
	BST	Read burst terminate	Active	12
	Write	Select column, and start new write burst	Writing	9, 10
Writing	Read	Select column, and start read burst	Reading	9, 10, 13
	BST	Write burst terminate	Active	12
Power On	Reset	Begin Device Auto-Initialization	Resetting	6, 8
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Notes:

- 1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Power Down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current State Definitions:

Idle: The bank or banks have been precharged, and tRP has been met.

Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress. Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and 8.5.3 "Current State Bank n - Command to Bank n Truth Table", and according to 8.5.4 "Current State Bank n - Command to Bank m Truth Table".

Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state. Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.

Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.

Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.

5. The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.

Refreshing (All Bank): starts with registration of a Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.

Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.

Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.

Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.

MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.

Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

- 6. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 7. Not bank-specific reset command is achieved through Mode Register Write command.
- 8. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for pre- charging.
- 9. A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- 10. The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 11. A Write command may be applied after the completion of the Read burst; otherwise, a BST must be used to end the Read prior to asserting a Write command.
- 12. Not bank-specific. Burst Terminate (BST) command affects the most recent read/write burst started by the most recent Read/Write command, regardless of bank.
- 13. A Read command may be applied after the completion of the Write burst; otherwise, a BST must be used to end the Write prior to asserting



a Read command.

14. If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.

8.5.4 Current State Bank n - Command to Bank m Truth Table

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	Notes
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
	Activate	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8
Row Activating, Active, or	Precharge	Deactivate row in bank or banks	Precharging	9
Precharging	MRR	Read value from Mode Register	Idle MR Reading or Active MR Readin	10, 11, 13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
71.00	Read	Select column, and start read burst from Bank m	Reading	8
Reading (Autoprecharge disabled)	Write	Select column, and start write burst to Bank m	Writing	8, 14
	Activate	Select and activate row in Bank m	Active	
ALP CARRIES .	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 16
Writing	Write	Select column, and start write burst to Bank m	Writing	8
(Autoprecharge disabled)	Activate	Select and activate row in Bank m	Active	
Writing (Autoprecharge disabled) Write Activate Precharge Read		Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 15
Reading with	Write	Select column, and start write burst to Bank m	Writing	8, 14, 15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 15, 16
Writing with	Write	Select column, and start write burst to Bank m	Writing	8, 15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-Initialization	Resetting	12, 17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Notes:

- 1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current State Definitions:

Idle: the bank has been precharged, and tRP has been met.

Active: a row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.

Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

- 4. Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
- 5. A Burst Terminate (BST) command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.

Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.



Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.

MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.

- 7. tRRD must be met between Activate command to Bank n and a subsequent Activate command to Bank m.
- 8. Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10. MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when tRCD is met).
- 11. MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when tRP is met.
- 12. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 13. The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon tRCD and tRP respectively.
- 14. A Write command may be applied after the completion of the Read burst; otherwise a BST must be issued to end the Read prior to asserting a Write command.
- 15. Read with auto precharge enabled or a Write with auto precharge enabled may be followed by any valid command to other banks provided that the timing restrictions in 8.4.14.2 "Precharge & Auto Precharge Clarification" table are followed.
- 16. A Read command may be applied after the completion of the Write burst; otherwise, a BST must be issued to end the Write prior to asserting a Read command.
- 17. Reset command is achieved through Mode Register Write command.
- 18. BST is allowed only if a Read or Write burst is ongoing.

8.5.5 Data Mask Truth Table

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	Н	X	1

Note:

1. Used to mask write data, provided coincident with the corresponding data.



9 ELECTRICAL CHARACTERISTIC

9.1 Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Parameter	Symbol	Min	Max	Unit	Notes
V _{DD1} supply voltage relative to V _{SS}	VDD1	-0.4	+2.3	V	1
V DD2 supply voltage relative to Vss	VDD2	-0.4	+1.6	V	1, 2
V _{DDQ} supply voltage relative to V _{SSQ}	VDDQ	-0.4	+1.6	V	1, 3
Voltage on any ball relative to V _{SS}	VIN, VOUT	-0.4	+1.6	V	
Storage Temperature	TSTG	-55	+125	°C	4

Notes:

- 1. See "Power Ramp" section.
- 2. $V_{REFCA} \le 0.6 \text{ x } V_{DD2}$; however, V_{REFCA} may be $\ge V_{DD2}$ provided that $V_{REFCA} \le 300 \text{mV}$.
- 3. $V_{REFDQ} \leq 0.6 \text{ x } V_{DDQ}$; however, V_{REFDQ} may be $\geq V_{DDQ}$ provided that $V_{REFDQ} \leq 300 \text{mV}$.
- 4. Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

9.2 AC & DC Operating Conditions

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

9.2.1 Recommended DC Operating Conditions

9.2.1.1 Recommended DC Operating Conditions

Symbol		LPDDR2-S4B		DRAM	Unit
Symbol	Min	Тур	Max	DRAW	Offic
VDD1	1.7	1.8	1.95	Core Power1	V
VDD2	1.14	1.2	1.3	Core Power2	V
VDDQ	1.14	1.2	1.3	I/O Buffer Power	V

Note: VDD1 uses significantly less power than VDD2.



9.2.2 Input Leakage Current

Parameter / Condition	Symbol	Min	Max	Unit	Note
Input Leakage current					
For CA, CKE, CS_n, CK_t, CK_c					
Any input $0V \le V_{IN} \le V_{DD2}$	lι	-2	2	uA	1
(All other pins not under test = 0V)					
V _{REF} supply leakage current					
VREFDQ = VDDQ/2 or VREFCA = VDD2/2 (All other pins not under test = 0V)	IVREF	-1	1	uA	2

Notes

- 1. Although DM is for input only, the DM leakage shall match the DQ and DQS_t/DQS_c output leakage specification.
- 2. The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.

9.2.3 Operating Temperature Conditions

Parameter / Condition	Symbol	Rating	Unit
Standard	T _{CASE}	-40 to +85	°C

Notes:

- Operating temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.
- 2. Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing derating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T_{CASE} rating that applies for the Operating Temperature Range. For example, T_{CASE} may be above 85 °C when the temperature sensor indicates a temperature of less than 85 °C.

9.2.4 AC and DC Input Measurement Levels

9.2.4.1 AC and DC Logic Input Levels for Single-Ended Signals

9.2.4.1.1 Single-Ended AC and DC Input Levels for CA and CS_n Inputs

Symbol		Value	11.24	Note	
	Parameter	Min	Max	Unit	Note
VIHCA(AC)	AC input logic high	V _{REF} + 0.220	Note 2	V	1,2
VILCA(AC)	AC input logic low	Note 2	V _{REF} - 0.220	V	1,2
VIHCA(DC)	DC input logic high	V _{REF} + 0.130	VDD2	V	1
VILCA(DC)	DC input logic low	VSS	V _{REF} - 0.130	V	1
VREFCA(DC)	Reference Voltage for CA and CS_n inputs	0.49 * V _{DD2}	0.51 * V _{DD2}	V	3,4

- 1. For CA and CS_n input only pins. $V_{REF} = V_{REFCA(DC)}$.
- 2. See "Overshoot and Undershoot Specifications" section.
- The ac peak noise on V_{REFCA} may not allow V_{REFCA} to deviate from V_{REFCA(DC)} by more than +/-1% V_{DD2} (for reference: approx. +/- 12 mV).
- 4. For reference: approx. V_{DD2}/2 +/- 12 mV.



9.2.4.1.2 Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Note
VIHCKE	CKE Input High Level	0.8 * V _{DD2}	Note 1	V	1
VILCKE	CKE Input Low Level	Note 1	0.2 * V _{DD2}	V	1

Note: See "Overshoot and Undershoot Specifications" section.

9.2.4.1.3 Single-Ended AC and DC Input Levels for DQ and DM

Symbol		Val	11.74	Nata	
	Parameter	Min	Max	Unit	Note
VIHDQ(AC)	AC input logic high	V _{REF} + 0.220	Note 2	V	1,2
VILDQ(AC)	AC input logic low	Note 2	V _{REF} - 0.220	V	1,2
VIHDQ(DC)	DC input logic high	V _{REF} + 0.130	VDDQ	V	1
VILDQ(DC)	DC input logic low	VSSQ	V _{REF} - 0.130	V	1
VREFDQ(DC)	Reference Voltage for DQ, DM inputs	0.49 * V _{DDQ}	0.51 * V _{DDQ}	V	3,4

Notes:


- 1. For DQ input only pins. $V_{REF} = V_{REFDQ(DC)}$.
- 2. See "Overshoot and Undershoot Specifications" section.
- The ac peak noise on V_{REFDQ} may not allow V_{REFDQ} to deviate from V_{REFDQ(DC)} by more than +/-1% V_{DDQ} (for reference: approx. +/- 12 mV).
- 4. For reference: approx. V_{DDQ}/2 +/- 12 mV.

9.2.4.2 Vref Tolerances

The DC tolerance limits and ac-noise limits for the reference voltages VRefCA and VRefDQ are illustrated in below "VRef(DC) Tolerance and VRef AC-Noise Limits" figure. It shows a valid reference voltage VRef(t) as a function of time. (VRef stands for VRefCA and VRefDQ likewise). VDD stands for VDD2 for VRefCA and VDDQ for VRefDQ. VRef(DC) is the linear average of VRef(t) over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of VDDQ or VDD2 also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in 9.2.4.1.1 "Single-Ended AC and DC Input Levels for CA and CS_n Inputs" table. Furthermore VRef(t) may temporarily deviate from VRef(DC) by no more than ± 1% VDD. Vref(t) cannot track noise on VDDQ or VDD2 if this would send Vref outside these specifications.



9.2.4.2.1 VRef(DC) Tolerance and VRef AC-Noise Limits



The voltage levels for setup and hold time measurements VIH(AC), VIH(DC), VIL(AC) and VIL(DC) are dependent on VRef.

"VRef" shall be understood as VRef(DC), as defined in above "VRef(DC) Tolerance and VRef AC-Noise Limits" figure.


This clarifies that dc-variations of VRef affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. Devices will function correctly with appropriate timing deratings with VREF outside these specified levels so long as VREF is maintained between 0.44 x VDDQ (or VDD2) and 0.56 x VDDQ (or VDD2) and so long as the controller achieves the required single-ended AC and DC input levels from instantaneous VRef (see 9.2.4.1.1 "Single-Ended AC and DC Input Levels for CA and CS_n Inputs" table and 9.2.4.1.3 "Single-Ended AC and DC Input Levels for DQ and DM" table) Therefore, system timing and voltage budgets need to account for VREF deviations outside of this range.

This also clarifies that the LPDDR2 setup/hold specification and derating values need to include time and voltage associated with VRef ac-noise. Timing and voltage effects due to ac-noise on VRef up to the specified limit (± 1% of VDD) are included in LPDDR2 timings and their associated deratings.



Input Signal 9.2.4.3

LPDDR2-800/1066 Input Signal 9.2.4.3.1



- 1. Numbers reflect nominal values.
- 2. For CA0-9, CK_t, CK_c, and CS_n, VDD stands for VDD2. For DQ, DM, DQS_t, and DQS_c, VDD stands for VDDQ.

 3. For CA0-9, CK_t, CK_c, and CS_n, VSS stands for VSS itself. For DQ, DM, DQS_t, and DQS_c, VSS stands for VSSQ.



9.2.4.4 AC and DC Logic Input Levels for Differential Signals

9.2.4.4.1 Differential Signal Definition




Figure 33: Definition of differential ac-swing and "time above ac-level" tDVAC

9.2.4.4.2 Differential Swing Requirements for Clock (CK_t - CK_c) and Strobe (DQS_t - DQS_c)

Table 10: Table of Differential AC and DC Input Levels

		LPDDR2-		-	
Symbol Parameter	Min	Max	Unit	Notes	
VIHdiff(dc)	Differential input high	2 x (VIH(dc) - Vref)	Note 3	V	1
VILdiff(dc)	Differential input logic low	Note 3	2 x (VIL(dc) - Vref)	V	1
VIHdiff(ac)	Differential input high ac	2 x (VIH(ac) - Vref)	Note 3	V	2
VILdiff(ac)	Differential input low ac	Note 3	2 x (VIL(ac) - Vref)	V	2

^{1.} Used to define a differential signal slew-rate. For CK_t - CK_c use VIH/VIL(dc) of CA and VREFCA; for DQS_t - DQS_c, use VIH/VIL(dc) of DQs and VREFDQ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

^{2.} For CK_t - CK_c use VIH/VIL(ac) of CA and VREFCA; for DQS_t - DQS_c, use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

^{3.} These values are not defined, however the single-ended signals CK_t, CK_c, DQS_t, and DQS_c need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to section 9.2.5.5 "Overshoot and Undershoot Specifications".

^{4.} For CK_t and CK_c, Vref = VrefCA(DC). For DQS_t and DQS_c, Vref = VrefDQ(DC).



Table 11: Allowed Time before Ringback (tDVAC) for CK_t - CK_c and DQS_t - DQS_c

Slew Rate [V/nS]	tDVAC [pS] @ VIHdiff(ac) or VILdiff(ac) = 440mV
> 4.0	175
4.0	170
3.0	167
2.0	163
1.8	162
1.6	161
1.4	159
1.2	155
1.0	150
< 1.0	150

9.2.4.5 Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK_t, DQS_t, CK_c, or DQS_c) has also to comply with certain requirements for single-ended signals.

CK_t and CK_c shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle.

DQS_t, DQS_c shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.




Figure 34: Single-Ended Requirement for Differential Signals



Note that while CA and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS_t, DQS_c and VDD2/2 for CK_t, CK_c; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSEL(ac)max, VSEH(ac)min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

The signal ended requirements for CK_t, CK_c, DQS_t and DQS_c are found in 9.2.4.1.1 "Single-Ended AC and DC Input Levels for CA and CS_n Inputs" table and 9.2.4.1.3 "Single-Ended AC and DC Input Levels for DQ and DM" table, respectively.

Complete al	Downston	Va	1114	Niete	
Symbol	Parameter	Min	Max	Unit	Note
VSEH (AC)	Single-ended high-level for strobes	(V _{DDQ} /2) + 0.220	Note 3	V	1,2
	Single-ended high-level for CK_t, CK_c	(V _{DD2} /2) + 0.220	Note 3	V	1,2
VSEL (AC)	Single-ended low-level for strobes	Note 3	(V _{DDQ} /2) - 0.220	V	1,2
,	Single-ended low-level for CK_t, CK_c	Note 3	(V _{DD2} /2) - 0.220	V	1,2

Table 12: Single-Ended Levels for CK_t, DQS_t, CK_c, DQS_c

Notes:

- 1. For CK_t, CK_c use $V_{SEH}/V_{SEL(AC)}$ of CA; for strobes (DQS0_t, DQS0_c, DQS1_t, DQS1_c, DQS2_t, DQS2_c, DQS3_t, DQS3_c) use $V_{IH}/V_{IL(AC)}$ of DQs.
- V_{IH(AC)}/V_{IL(AC)} for DQs is based on V_{REFDQ}; V_{SEH(AC)}/V_{SEL(AC)} for CA is based on V_{REFCQ}; if a reduced AC high or AC low level is used for a signal group, then the reduced level applies also here.
- 3. These values are not defined, however the single-ended signals CK_t, CK_c, DQS0_t, DQS0_c, DQS1_t, DQS1_c, DQS2_t, DQS2_t, DQS3_t, DQS3_t, DQS3_c need to be within the respective limits (V_{IH(DC)} max, V_{IL(DC)} min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications" section.

9.2.4.6 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK_t, CK_c and DQS_t, DQS_c) must meet the requirements of above Single-ended levels for CK_t, DQS_t, CK_c, DQS_c table. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.




Figure 35: Figure of Vix Definition



Table 13: Table of Cross Point Voltage for Differential Input Signals (CK, DQS)

Ola a l	Barranatar	Va	1114	Nata	
Symbol	Parameter	Min	Max	Unit	Note
Vixca	Differential Input Cross Point Voltage relative to V _{DD2} /2 for CK_t, CK_c	-120	120	mV	1,2
VIXDQ	Differential Input Cross Point Voltage relative to V _{DDQ} /2 for DQS_t, DQS_c	-120	120	mV	1,2

Notes:

9.2.4.7 Slew Rate Definitions for Single-Ended Input Signals

See section "CA and CS_n Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals.

See section "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.

9.2.4.8 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK_t, CK_c and DQS_t, DQS_c) are defined and measured as shown in below table and figure.

Table 14: Differential Input Slew Rate Definition

Description	Meas	sured	Defined by
Description	from	to	Defined by
Differential input slew rate for rising edge (CK_t - CK_c and DQS_t - DQS_c).	VILdiffmax	VIHdiffmin	[VIHdiffmin - VILdiffmax] / DeltaTRdiff
Differential input slew rate for falling edge (CK_t - CK_c and DQS_t - DQS_c).	ViHdiffmin	VILdiffmax	[VIHdiffmin - VILdiffmax] / DeltaTFdiff




Figure 36: Differential Input Slew Rate Definition for DQS_t, DQS_c and CK_t, CK_c

^{1.} The typical value of VIX(AC) is expected to be about $0.5 \times VDD$ of the transmitting device, and VIX(AC) is expected to track variations in VDD. VIX(AC) indicates the voltage at which differential input signals must cross.

^{2.} For CK t and CK c, Vref = VrefCA(DC). For DQS t and DQS c, Vref = VrefDQ(DC).



9.2.5 AC and DC Output Measurement Levels

9.2.5.1 Single Ended AC and DC Output Levels

Table 15: Single-Ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-800/1066		Unit	Notes
Voh(DC)	DC output high measurement level (for IV curve linearity)	0.9 x VDDQ		V	1
VOL(DC)	DC output low measurement level (for IV curve linearity)	0.1 x VDDQ		V	2
Voh(AC)	AC output high measurement level (for output slew rate)	VREFDQ + 0.12		V	
Vol(AC)	AC output low measurement level (for output slew rate)	VREFDQ - 0.12		V	
1	Output Leakage current (DQ, DM, DQS_t, DQS_c)	Min	-5		
loz	(DQ, DQS_t, DQS_c are disabled;0V ≤ Vout ≤ VDDQ)	Max	+5	μA	
MM	Dalta BON between will up and will down for DO/DM	Miin	-15	%	
MM _{PUPD}	Delta RON between pull-up and pull-down for DQ/DM	Max	+15	70	

Notes:

9.2.5.2 Differential AC and DC Output Levels

Table 16: Differential AC and DC Output Levels of (DQS_t, DQS_c)

Symbol	Parameter	LPDDR2-800/1066	Unit	Notes
VOHdiff(AC)	AC differential output high measurement level (for output SR)	+ 0.20 x VDDQ	٧	
Voldiff(AC)	AC differential output low measurement level (for output SR)	- 0.20 x VDDQ	٧	

Notes:

9.2.5.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single ended signals as shown in below table and figure.

Table 17: Single-Ended Output Slew Rate Definition

D indi	Meas	sured	D.G. Jh.
Description	from	to	Defined by
Single-ended output slew rate for rising edge	Vol(AC)	Voh(AC)	[Voh(AC) - Vol(AC)] / DeltaTRse
Single-ended output slew rate for falling edge	Voh(AC)	VOL(AC)	[Voh(AC) - Vol(AC)] / DeltaTFse

^{1.} IOH = -0.1mA.

^{2.} IOL = +0.1mA.

^{1.} IOH = -0.1mA.

^{2.} IOL = +0.1mA.






Figure 37: Single Ended Output Slew Rate Definition

Table 18: Output Slew Rate (Single-Ended)

C	P	LPDDR2-800/106			
Symbol	Parameter	Min	Max	Units	
SRQse	Single-ended Output Slew Rate (Ron = 40Ω ± 30%)	1.5	3.5	V/nS	
SRQse	Single-ended Output Slew Rate (Ron = 60Ω ± 30%)	1.0	2.5	V/nS	
	Output slew-rate matching Ratio (Pull-up to Pull-down)	0.7	1.4		

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

Notes:

- 1. Measured with output reference load.
- 2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pulldown drivers due to process variation.
- 3. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 4. Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic high and 1/2 of DQ signals per data byte driving logic low.

9.2.5.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between Voldiff(AC) and VoHdiff(AC) for differential signals as shown in below table and figure.

Table 19: Differential Output Slew Rate Definition

Description	Meas	sured	Defined by	
Description	from	to	Defined by	
Differential output slew rate for rising edge	VOLdiff(AC)	VOHdiff(AC)	[VOHdiff(AC) - VOLdiff(AC)] / DeltaTRdiff	
Differential output slew rate for falling edge	Differential output slew rate for falling edge VOHdiff(AC) VOLdiff(AC) [VOHdiff(AC) - VOLdiff(AC)] / [
Note: Output slew rate is verified by design and character	ization, and may r	not be subject to p	roduction test.	






Table 20: Differential Output Slew Rate Definition

Table 21: Differential Output Slew Rate

	B. Company	LPDDR2	LPDDR2-800/1066		
Symbol Pa	Parameter	Min	Max	Units	
SRQdiff	Differential Output Slew Rate (RoN = 40Ω ± 30%)	3.0	7.0	V/nS	
SRQdiff Differential Output Slew Rate (Ron = 60Ω ± 30%)		2.0	5.0	V/nS	

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: differential Signals

Notes:

1. Measured with output reference load.

2. The output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC).

3. Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.



9.2.5.5 Overshoot and Undershoot Specifications

Table 22: AC Overshoot/Undershoot Specification

Davamatar		LPDDR2							
Parameter		1066	933	800	667	533	400	333	Unit
Maximum peak amplitude allowed for overshoot area, (See figure below)	Max				0.35				V
Maximum peak amplitude allowed for undershoot area. (See figure below)	Max		0.35						
Maximum area above VDD. (See figure below)	Max	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V-nS
Maximum area below VSS. (See figure below)	Max	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V-nS

(CA0-9, CS_n, CKE, CK_t, CK_c, DQ, DQS_t, DQS_c, DM)

- Notes:
- 1. For CA0-9, CK_t, CK_c, CS_n, and CKE, VDD stands for VDDCA. For DQ, DM, DQS_t, and DQS_c, VDD stands for VDDQ.
- For CA0-9, CK_t, CK_c, CS_n, and CKE, VSS stands for VSSCA. For DQ, DM, DQS_t, and DQS_c, VSS stands for VSSQ.
- 3. Maximum peak amplitude values are referenced from actual VDD and VSS values.
- Maximum area values are referenced from maximum operating VDD and VSS values.




Figure 38: Overshoot and Undershoot Definition

- 1. For CA0-9, CK_t, CK_c, CS_n, and CKE, VDD stands for VDD2. For DQ, DM, DQS_t, and DQS_c, VDD stands for VDDQ. 2. For CA0-9, CK_t, CK_c, CS_n, and CKE, VSS stands for VSS itself. For DQ, DM, DQS_t, and DQS_c, VSS stands for VSSQ.
- 3. Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4. Maximum area values are referenced from maximum operating VDD and VSS values.



9.2.6 Output buffer characteristics

9.2.6.1 HSUL 12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 39: HSUL_12 Driver Output Reference Load for Timing and Slew Rate

Note:

All output timing parameter values (like tDQSCK, tDQSQ, tQHS, tHZ, tRPRE etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.



9.2.6.2 RONPU and RONPD Resistor Definition

$$RONPU = \frac{(VDDQ - Vout)}{ABS (Iout)}$$

Note: This is under the condition that RONPD is turned off

$$RONPD = \frac{Vout}{ABS (Iout)}$$

Note: This is under the condition that RONPU is turned off

Chip in Drive Mode




Figure 40: Output Driver Definition of Voltages and Currents



9.2.6.3 RONPU and RONPD Characteristics with ZQ Calibration

Output driver impedance RON is defined by the value of the external reference resistor RZQ. Nominal RZQ is 240Ω .

Table 23: Output Driver DC Electrical Characteristics with ZQ Calibration

RONNOM	Resistor	Vout	Min	Nom	Max	Unit	Note
24.20	RON34PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1, 2, 3, 4
34.3Ω	RON34PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1, 2, 3, 4
40.00	RON40PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1, 2, 3, 4
40.0Ω	RON40PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1, 2, 3, 4
40.00	RON48PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1, 2, 3, 4
48.0Ω	RON48PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1, 2, 3, 4
20.00	RON60PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1, 2, 3, 4
60.0Ω	RON60PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1, 2, 3, 4
22.00	RON80PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1, 2, 3, 4
80.0Ω	RON80PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1, 2, 3, 4
100.00	RON120PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1, 2, 3, 4
120.0Ω	RON120PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1, 2, 3, 4
Mismatch between pull-up and pull-down	MM _{PUPD}	Ľ	-15.00		+15.00	%	1, 2, 3, 4, 5

Notes:

- 1. Across entire operating temperature range, after calibration.
- 2 R70 = 2400
- 3. The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 4. Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ.
- 5. Measurement definition for mismatch between pull-up and pull-down: MMPUPD: Measure RONPU and RONPD, both at 0.5 x VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RONNOM} \times 100$$

For example, with MMPUPD(max) = 15% and RONPD = 0.85, RONPU must be less than 1.0.



9.2.6.4 Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the tables shown below.

Table 24: Output Driver Sensitivity Definition

Resistor	Vout	Min	Max	Unit	Notes
RONPO	0.5 × 1/000	85 − (dR ONdT × ΔT) − (dRON d ∨ × ΔV)	115 - (dBONGT STATISTICS BONGV STAVI)	0/	1.0
RONPU	0.5 X VDDQ	65 - (dR ONd1 * Δ1]) - (dRON d V * ΔV])	115 + (aRONa1 * Δ1)+(aRONaV * ΔV)	70	1,2

- 1. $\Delta T = T-T$ (@calibration), $\Delta V=V-V$ (@ calibration).
- 2. dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

Table 25: Output Driver Temperature and Voltage Sensitivity

	Symbol	Parameter	Min	Max	Unit	Note
1	dRONdT	RON Temperature Sensitivity	0.00	0.75	%/°C	
	dRONdV	RON Voltage Sensitivity	0.00	0.20	% / mV	



9.2.6.5 RONPU and RONPD Characteristics without ZQ Calibration

Output driver impedance RON is defined by design and characterization as default setting.

Table 26: Output Driver DC Electrical Characteristics without ZQ Calibration

RONNOM	Resistor	Vout	Min	Nom	Max	Unit	Note
24.20	RON34PD	0.5 x VDDQ	24	34.3	44.6	Ω	1
34.3Ω	RON34PU	0.5 x VDDQ	24	34.3	44.6	Ω	1
40.00	RON40PD	0.5 x VDDQ	28	40	52	Ω	1
40.0Ω	RON40PU	0.5 x VDDQ	28	40	52	Ω	1
40.00	RON48PD	0.5 x VDDQ	33.6	48	62.4	Ω	1
48.0Ω	RON48PU	0.5 x VDDQ	33.6	48	62.4	Ω	1
60.0Ω	RON60PD	0.5 x VDDQ	42	60	78	Ω	1
00.001	RON60PU	0.5 x VDDQ	42	60	78	Ω	1
00.00	RON80PD	0.5 x VDDQ	56	80	104	Ω	1
20,08	RON80PU	0.5 x VDDQ	56	80	104	Ω	1
120.00	RON120PD	0.5 x VDDQ	84	120	156	Ω	1
120.0Ω	RON120PU	0.5 x VDDQ	84	120	156	Ω	1

Note: Across entire operating temperature range, without calibration.



9.2.6.6 RZQ I-V Curve

Table 27: RZQ I-V Curve

				RON = 24	40Ω (RZQ)				
		Pull-	Down			Pu	II-Up		
		Current [mA]	/ RON [Ohms]]		Current [mA]	/ RON [Ohms]	
Voltage[V]		alue after Reset	With Calibra	ition	1	alue after Reset	With Calibration		
	Min	Max	Min	Max	Min	Max	Min	Max	
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26	
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53	
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78	
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04	
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29	
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53	
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79	
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03	
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26	
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49	
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72	
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94	
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15	
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36	
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55	
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74	
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91	
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05	
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23	
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33	
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44	
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52	
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59	
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65	






Figure 41: RON = 240 Ohms IV Curve after ZQReset




Figure 42: RON = 240 Ohms IV Curve after Calibration



9.2.6.7 Input/Output Capacitance

Table 28: Input/Output Capacitance

Parameter	Symbol	Min	Max	Units	Note
Input capacitance, CK_t and CK_c	Сск	1	2	pF	1, 2
Input capacitance delta, CK_t and CK_c	CDCK	0	0.2	pF	1, 2, 3
Input capacitance, all other input-only pads	Cı	1	2	pF	1, 2, 4
Input capacitance delta, all other input-only pads	CDI	-0.4	0.4	pF	1, 2, 5
Input/output capacitance, DQ, DM, DQS_t, DQS_c	Cio	1.25	2.5	pF	1, 2, 6, 7
Input/output capacitance delta, DQS_t, DQS_c	CDDQs	0	0.25	pF	1, 2, 7, 8
Input/output capacitance delta, DQ, DM	Срю	-0.5	0.5	pF	1, 2, 7, 9
Input/output capacitance, ZQ Pad	Czo	0	2.5	pF	1, 2

(-40°C ≤ Tj ≤ 85°C; VDDQ = 1.14- 1.3V; VDD2 = 1.14-1.3V; VDD1 = 1.7-1.95V, LPDDR2-S4 VDD2 = 1.14-1.3V).

- 1. This parameter applies to die device only (does not include package capacitance).
- 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pads floating.
- 3. Absolute value of CCK_t CCK_c.
- 4. CI applies to CS_n, CKE, CA0-CA9
- 5. $CDI = CI 0.5 * (CCK_t + CCK_c).$
- 6. DM loading matches DQ and DQS.
- 7. MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ohm typical).
- 8. Absolute value of CDQS_t and CDQS_c.
- 9. CDIO = CIO $0.5 * (CDQS_t + CDQS_c)$ in byte lane.



9.3 IDD Specification Parameters and Test Conditions

9.3.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:

LOW: $VIN \le VIL(DC)$ MAX HIGH: $VIN \ge VIH(DC)$ MIN

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See tables below.

9.3.1.1 Definition of Switching for CA Input Signals

			S	witching for C.	A			
	CK_t (RISING) / Ck_C (FALLING)	CK_t (FALLING) / Ck_C (RISING)						
Cycle		N	N	+1	N	+2	N	+3
CS_n	н	GH	н	GH	HI	GH	н	GH
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

Notes:

- 1. CS_n must always be driven HIGH.
- 2.50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3. The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA bus.

9.3.1.2 Definition of Switching for IDD4W

Clock	CKE	CS_n	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	N	Write_Rising	HLL	LHLHLHL	L
Falling	HIGH	LOW	N	Write_Falling	LLL	LLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLLL	Н
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N + 2	Write_Rising	HLL	HLHLLHL	Н
Falling	HIGH	LOW	N + 2	Write_Falling	LLL	нннннн	Н
Rising	HIGH	HIGH	N + 3	NOP	LLL	ннннннн	н
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

- 1. Data strobe (DQS) is changing between HIGH and LOW every clock cycle.
- 2. Data masking (DM) must always be driven LOW.
- 3. The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.



9.3.2 IDD Specifications

9.3.2.1 LPDDR2 IDD Specification Parameters and Operating Conditions, -40℃ ~85°C

Parameter/Condition	Symbol	Power Supply	1066 x32	Unit	Notes
Operating one bank active-precharge	IDD0₁	VDD1	4	mA	1
Current:	IDD0 ₂	VDD2	20	mA	1
tCK=tCK(avg)min; tRC=tRCmin;	IDD0 _{IN}	VDDCA	5	mA	1,2
CKE is High;		VDDQ			,
CS_n is High between valid commands;					
Idle power-down standby current:	IDD2P ₁	VDD1	350	μA	1
tCK=tCK(avg)min;	IDD2P ₂	VDD2	500	μA	1
CKE is Low; CS n is High;	IDD2P _{IN}	VDDCA	65	μA	1,2
All banks/RBs idle;	IDDZI IN	VDDQ	00	μΛ	1,2
CA bus inputs are SWITCHING;		VDDQ			
Idle power-down standby current with clock	IDD2PS₁	VDD1	350	μA	1
stop:	IDD2PS ₂	VDD2	500	μΑ	1
CK_t=Low; CK_c=High;	IDD2PS _{IN}	VDDCA	65	μA	1,2
CKE is Low; CS_n is High;	IDDZESIN		03	μΑ	1,2
All banks/RBs idle;		VDDQ			
CA bus inputs are STABLE;	IDDOM	1/004	0.4	, A	4
Idle non power-down standby current:	IDD2N ₁	VDD1	0.4	mA	1
tCK=tCK(avg)min;	IDD2N ₂	VDD2	10	mA	1
CKE is High; CS_n is High;	IDD2N _{IN}	VDDCA	4	mA	1,2
All banks/RBs idle;		VDDQ			
CA bus inputs are SWITCHING;					
Idle non power-down standby current with	IDD2NS₁	VDD1	0.4	mA	1
clock stop:	IDD2NS ₂	VDD2	9	mA	1
CK_t=Low; CK_c=High;	IDD2NS _{IN}	VDDCA	4	mA	1,2
CKE is High; CS_n is High;		VDDQ			
All banks/RBs idle;					
CA bus inputs are STABLE;					
Active Power down standby current:	IDD3P₁	VDD1	300	μA	1
tCK=tCK(avg)min;	IDD3P ₂	VDD2	2000	μA	1
CKE is Low; CS_n is High;	IDD3P _{IN}	VDDCA	65	μA	1,2
One bank/RB active;		VDDQ			,,_
CA bus inputs are SWITCHING;					
Active Power down standby current with	IDD3PS₁	VDD1	300	μA	1
clock stop:	IDD3PS ₂	VDD2	2000	μA	1
CK t= Low; CK c= High;	IDD3PS _{IN}	VDDCA	65	μA	1,2
CKE is Low; CS_n is High;	IDD3I OIN	VDDQ	00	μΛ	1,2
One bank/RB active;		V DDQ			
CA bus inputs are STABLE;					
Active non Power down standby current:	IDD3N ₁	VDD1	0.7	mA	1
tCK=tCK(avg)min;	IDD3N ₁	VDD1 VDD2	12.5		1
CKE is High; CS_n is High;		1		mA	
	IDD3N _{IN}	VDDCA	4	mA	1,2
One bank/RB active;		VDDQ			
CA bus inputs are SWITCHING;	IDDONIC	1/004	0.7	A	
Active non Power down standby current with	IDD3NS ₁	VDD1	0.7	mA	1
clock stop:	IDD3NS ₂	VDD2	11	mA	1
CK_t= Low; CK_c= High;	IDD3NS _{IN}	VDDCA	4	mA	1,2
CKE is High; CS_n is High;		VDDQ			
One bank/RB active;					
CA bus inputs are STABLE;					
Operating burst read current:	IDD4R₁	VDD1	1.5	mA	1
tCK=tCK(avg)min;	IDD4R ₂	VDD2	150	mA	1
CS_n is High between valid commands;	IDD4R _{IN}	VDDCA	4	mA	1
One bank/RB active					
BL=4; RL=RLmin					
Operating burst write current:	IDD4W₁	VDD1	1.5	mA	1
				_	_



tCK=tCK(avg)min;	IDD4W ₂	VDD2	175	mA	1
CS_n is High between valid commands;	IDD4W _{IN}	VDDCA	19	mA	1
One bank/RB active		VDDQ			
All bank Refresh Burst current:	IDD5₁	VDD1	15	mA	1
tCK=tCK(avg)min;	IDD5 ₂	VDD2	49.5	mA	1
CKE is High between valid commands;	IDD5 _{IN}	VDDCA	4	mA	1,2
tRC=tRFCabmin;		VDDQ			
All bank Refresh average current:	IDDAB5₁	VDD1	1.2	mA	1
tCK=tCK(avg)min;	IDD5AB ₂	VDD2	13.5	mA	1
CKE is High between valid commands;	IDD5AB _{IN}	VDDCA	4	mA	1,2
tRC=tREFI;		VDDQ			
Deep Power down current:	IDD8 ₁	VDD1	13.5	μA	1
CK_t=Low; CK_c=High;	IDD8 ₂	VDD2	15	μA	1
CKE is Low;	IDD8 _{IN}	VDDCA	65	μA	1,2
CA bus inputs are STABLE;		VDDQ			
Data bus inputs are STABLE;					

Notes

- 1. IDD values published are the maximum of the distribution of the arithmetic mean.
- 2. Measured currents are the summation of VDDQ and VDD2.
- 3. IDD current specifications are tested after the device is properly initialized.

9.3.2.2 IDD6 Partial Array Self-Refresh Current, 85°C

Parame	ter	Symbol	Power Supply	400MHz	533MHz	Condition	Unit
IDD6 partial	Full	IDD6₁	VDD1	460	460	Self Refresh Current:	μΑ
array	Array	IDD6 ₂	VDD2	980	980	CK_t=Low;	
Self-Refresh		IDD6 _{IN}	VDDCA/VDDQ	95	95	CK_c=High;	
Current	1/2	IDD6₁	VDD1	350	350	CKE is Low;	μA
	Array	IDD6 ₂	VDD2	740	740	CA bus inputs are	
		IDD6 _{IN}	VDDCA/VDDQ	95	95	STABLE;	
	1/4	IDD6₁	VDD1	270	270	Data bus inputs are	μA
	Array	IDD6 ₂	VDD2	560	560	STABLE;	-
		IDD6 _{IN}	VDDCA/VDDQ	95	95		

- 1. LPDDR2-S4B SDRAM uses the same PASR scheme & IDD6 current value categorization as LPDDR2 (JESD209).
- 2. IDD values published are the maximum of the distribution of the arithmetic mean.
- 3. Maximum 1x Self-Refresh rate



9.4 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR2 device.

9.4.1 Definition for tck(avg) and nck

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left[\sum_{j=1}^{N} tCK_{j}\right] / N$$
where $N = 200$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to \pm 1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

9.4.2 Definition for tck(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

tCK(abs) is not subject to production test.

9.4.3 Definition for tch(avg) and tcl(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left[\sum_{j=1}^{N} tCH_{j}\right] / (N \times tCK(avg))$$
where $N = 200$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left[\sum_{j=1}^{N} tCL_{j}\right] / (N \times tCK(avg))$$
where $N = 200$

9.4.4 Definition for tJIT(per)

tJIT(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

tJIT(per) = Min/max of {tCKi - tCK(avg) where i = 1 to 200}.

tJIT(per),act is the actual clock jitter for a given system.

tJIT(per), allowed is the specified allowed clock period jitter.

tJIT(per) is not subject to production test.



9.4.5 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

tJIT(cc) = Max of |{tCKi +1 - tCKi}|.

tJIT(cc) defines the cycle to cycle jitter.

tJIT(cc) is not subject to production test.

9.4.6 Definition for terr(nper)

tERR(nper) is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

tERR(nper),act is the actual clock jitter over n cycles for a given system.

tERR(nper), allowed is the specified allowed clock period jitter over n cycles.

tERR(nper) is not subject to production test.

$$tERR(nper) = \left[\sum_{j=i}^{t+n-1} tCK_{j}\right] - n \times tCK(avg)$$

tERR(nper),min can be calculated by the formula shown below:

$$tERR(nper)$$
, $min = (1 + 0.68LN(n)) \times tJIT(per)$, min

tERR(nper),max can be calculated by the formula shown below:

$$tERR(nper)$$
, $max = (1 + 0.68LN(n)) \times tJIT(per)$, max

Using these equations, tERR(nper) tables can be generated for each tJIT(per),act value.

9.4.7 Definition for Duty Cycle Jitter tJIT(duty)

tJIT(duty) is defined with absolute and average specification of tCH / tCL.

tJIT(duty),min = MIN((tCH(abs),min - tCH(avg),min),(tCL(abs),min - tCL(avg),min)) x tCK(avg)

tJIT(duty),max = MAX((tCH(abs),max - tCH(avg),max),(tCL(abs),max - tCL(avg),max)) x tCK(avg)

9.4.8 Definition for tck(abs), tch(abs) and tcl(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Table 29: Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	tCK(abs)	tCK(avg),min + tJIT(per),min	PS
Absolute Clock HIGH Pulse Width	tCH(abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	tCL(abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

- 1. tCK(avg),min is expressed is pS for this table.
- 2. tJIT(duty),min is a negative value.



9.5 Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in section 9.7.1 "LPDDR2 AC Timing" table and how to determine cycle time de-rating and clock cycle de-rating.

9.5.1 Clock Period Jitter Effects on Core Timing Parameters

(trcd, trp, trtp, twr, twra, twtr, trc, tras, trrd, tfaw)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR2 device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

9.5.1.1 Cycle Time De-rating for Core Timing Parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in nS) required if the equation results in a positive value for a core timing parameter (tCORE).

$$CycleTimeDerating = MAX \left\{ \left(\frac{\textit{tPARAM} + \textit{tERR (tnPARAM}), \textit{act - tERR (tnPARAM}), \textit{allowed}}{\textit{tnPARAM}} - \textit{tCK (avg.)} \right), 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

9.5.1.2 Clock Cycle De-rating for Core Timing Parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)).

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE).

$$ClockCycleDerating = RU \left\{ \frac{\textit{tPARAM} + \textit{tERR (tnPARAM)}, \textit{act - tERR (tnPARAM)}, \textit{allowed}}{\textit{tCK (avg)}} \right\} - \textit{tnPARAM}$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

9.5.2 Clock Jitter Effects on Command/Address Timing Parameters

(tis, tih, tiscke, tihcke, tisb, tihb, tisckeb, tihckeb)

These parameters are measured from a command/address signal (CKE, CS, CA0 - CA9) transition edge to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.



9.5.3 Clock Jitter Effects on Read Timing Parameters

9.5.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per), act, max) of the input clock in excess of the allowed period jitter (tJIT(per), allowed, max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 pS, tJIT(per),act, min = -172 pS and tJIT(per),act, max = + 193 pS, then

tRPRE, min, derated = 0.9 - (tJIT(per), act, max - tJIT(per), allowed, max)/tCK(avg) = 0.9 - (193 - 100)/2500= .8628 tCK(avg)

9.5.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm: n=0,1,2,3. m=0-31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

9.5.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

tQSH(abs)min = tCH(abs)min - 0.05

tQSL(abs)min = tCL(abs)min - 0.05

These parameters determine absolute Data-Valid window at the LPDDR2 device pad.

Absolute min data-valid window @ LPDDR2 device pad = min { (tQSH(abs)min * tCK(avg)min - tDQSQmax - tQHSmax) , (tQSL(abs)min * tCK(avg)min - tDQSQmax - tQHSmax) }

This minimum data-valid window shall be met at the target frequency regardless of clock jitter.

9.5.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min.

tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min

9.5.4 Clock Jitter Effects on Write Timing Parameters

9.5.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0-31) transition edge to its respective data strobe signal (DQSn_t, DQSn_c: n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

9.5.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx_t, DQSx_c) crossing to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.



9.5.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx_t, DQSx_c) crossing to the subsequent clock signal (CK_t/CK_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT \ (per \), \ act \ ,min \ - tJIT \ (per \), \ allowed \ ,min \ }{tCK \ (avg \)}$$
 $tDQSS(max, derated) = 1.25 - \frac{tJIT \ (per \), \ act \ ,max \ - tJIT \ (per \), \ allowed \ ,max \ }{tCK \ (avg \)}$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 pS, tJIT(per), act, min = -172 pS and tJIT(per),act, max = + 193 pS, then

tDQSS,(min, derated) = 0.75 - (tJIT(per), act, min - tJIT(per), allowed, min)/tCK(avg) = 0.75 - (-172 + 100)/2500 = .7788 tCK(avg)

and

tDQSS,(max, derated) = 1.25 - (tJIT(per), act, max - tJIT(per), allowed, max)/tCK(avg) = 1.25 - (193 - 100)/2500 = 1.2128 tCK(avg)

9.6 Refresh Requirements

9.6.1 Refresh Requirement Parameters

Parameter		Symbol	Value	Unit
Number of Banks			4	
Refresh Window				
T _{CASE} ≤ 85 °C		tREFW	32	ms
Required number of REFRESH commands (min)		R	4,096	
Average time between REFRESH commands	REFab	tREFI	7.8	us
(for reference only) $T_{CASE} \leq 85 \text{ °C}$	REFpb	tREFIpb	(REFpb not allowed below 1Gb.)	us
Refresh Cycle time		tRFCab	90	ns
Pre Bank Refresh Cycle time		tRFCpb	NA	ns
Burst Refresh Window = 4 x 8 x t _{RFCab}		tREFBW	2.88	us



9.7 AC Timings

9.7.1 LPDDR2 AC Timing

(Note 6 apply to the entire table)

Parameter	Symbol	min /	min				Data Rate	-		-	Unit
1995	- Jillion	max	tcĸ	1066	933	800	667	533	400	333	
Max. Frequency'4		~		533	466	400	333	266	200	166	MHz
			Clock	Timing							
Average Clock Period	tCK(avg)	MIN		1.875	2.15	2.5	3	3.75	5	6	nS
Average Clock Fellod	(CK(avg)	MAX					100				113
Average high pulse width	houses.	MIN					0.45				lowa
Average riigit puise wuut	tCH(avg)	MAX					0.55				ICK(a
Average low pulse width	to lower	MIN					0.45				tokke
Average low pulse width	tCL(avg)	MAX					0.55				tCK(a
Absolute Clock Period	tck(abs)	MIN				tCK(avg	min + tJN	(per)min			pS
Absolute clock HIGH pulse width	tCH(abs),	MIN					0.43				A.m.
(with allowed jitter)	allowed	MAX					0.57				tck(a
Absolute clock LOW pulse width	tCL(abs),	MIN					0.43				tour
(with allowed jitter)	(allowed)	MAX					0.57				tck(a
Clock Period Jitter	tJIT(per).	MIN		-90	-95	-100	-110	-120	-140	-150	- 34
(with allowed jitter)	(allowed)	MAX		90	95	100	110	120	140	150	pS
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	tJIT(cc), allowed	MAX		180	190	200	220	240	280	300	pS
Duty cycle Jitter	tJIT(duty),	MIN				N ((tcH(al abs),min -					pS
(with allowed jitter)	allowed	MAX				X ((tcH(at					pS
2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	tERR(2per),	MIN		-132	-140	-147	-162	-177	-206	-221	
Cumulative error across 2 cycles	(allowed)	MAX		132	140	147	162	177	206	221	pS
C	tERR(3per),	MIN		-157	-166	-175	-192	-210	-245	-262	
Cumulative error across 3 cycles	(allowed)	MAX		157	166	175	192	210	245	262	pS
Consideration and a section	tERR(4per),	MIN		-175	-185	-194	-214	-233	-272	-291	
Cumulative error across 4 cycles	(allowed)	MAX		175	185	194	214	233	272	291	pS
	terr(5per),	MIN		-188	-199	-209	-230	-251	-293	-314	
Cumulative error across 5 cycles	(allowed)	MAX		188	199	209	230	251	293	314	pS
San the san and	tERR(6per),	MIN		-200	-211	-222	-244	-266	-311	-333	
Cumulative error across 6 cycles	(allowed)	MAX		200	211	222	244	266	311	333	pS
Section 1997	tERR(7per),	MIN		-209	-221	-232	-256	-279	-325	-348	
Cumulative error across 7 cycles	(allowed)	MAX		209	221	232	256	279	325	348	pS
water the last Manager transported by the same	tERR(8per),	MIN		-217	-229	-241	-266	-290	-338	-362	
Cumulative error across 8 cycles	(allowed)	MAX		217	229	241	266	290	338	362	pS
Market and the Communities of the control of the Community of the Communit	tERR(9per),	MIN		-224	-237	-249	-274	-299	-349	-374	7.5
Cumulative error across 9 cycles	(allowed)	MAX		224	237	249	274	299	349	374	pS
Cumulative error across 10	IEDD(10nor)	MIN		-231	-244	-257	-282	308	-359	-385	
cycles	tERR(10per), (allowed)	MAX		231	244	257	282	308	359	385	pS
Cumulative error across 11	IEDD/##part	MIN		-237	-250	-263	-289	-316	-368	-395	
cycles	tERR(11per), (allowed)	MAX		237	250	263	289	316	368	395	pS
Cumulative error across 12	A second	MIN		-242	-256	-269	296	-323	-377	-403	7.5%
Cumulative error across 12 cycles	tERR(12per), (allowed)	MAX		242	256	269	296	323	377	403	pS
2.0000	Reserved.	MIN	-	2711573			177777		T(per),allo		
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper), (allowed)	MAX	-						r(per),allov		pS
11 10, 00 0)000	(districtly)	MAA		LERK(N)	Jet),anowe	o,max = (1 + 0.081	Multi M	(per),anov	ved,max	



Parameter	Symbol	min /	min				ata Rat	te			Unit
Parameter	Symbol	max	tck	1066	933	800	667	533	400	333	Unit
	ZG	Calibrati	on Para	meters						2	
Initialization Calibration Time	tZQINIT	MIN				μS					
Full Calibration Time	tZQCL	MIN	6				360				nS
Short Calibration Time	tzacs	MIN	6				90				nS
Calbration Reset Time	tZQRESET	MIN	3	50							nS
		Read Pa	rameter	S ⁻¹¹							
DQS output access time from CK_t/CK_c	tDQSCK	MIN		2500							pS
DGS output access time nom cx_tcx_c	ibusca.	MAX					5500				pS
DQSCK Delta Short*15	tDQSCKDS	MAX		330	380	450	540	670	900	1080	pS
DQSCK Delta Medium*16	tDQSCKDM	MAX		680 780 900 1050 1350 1800 1900						pS	
DQSCK Delta Long 17	tDQSCKDL.	MAX		920 1050 1200 1400 1800 2400 -						pS	
DQS - DQ skew	tDQSQ	MAX		200	220	240	280	340	400	500	pS
Data hold skew factor	tQHS	MAX		230 260 280 340 400 480 600						pS	
DQS Output High Pulse Width	tosh	MIN		tCH(abs) - 0.05						tCK(av	
DQS Output Low Pulse Width	tQSL	MIN		tCL(abs) - 0.05						tCK(av	
Data Half Period	tQHP	MIN		min(tQSH, tQSL)							tCK(av
DQ / DQS output hold time from DQS	tQH	MIN		tQHP - tQHS						pS	
Read preamble*12,*13	tRPRE	MIN					0.9				tCK(av
Read postamble*12,*14	tRPST	MIN		tCL(abs) - 0.05							tCK(av
DQS low-Z from clock*12	tLZ(DQS)	MIN		tDQSCK(MIN) - 300							pS
DQ low-Z from clock*12	tLZ(DQ)	MIN		tDQSCK(MIN) - (1.4 * tQHS(MAX))							pS
DQS high-Z from clock*12	tHZ(DQS)	MAX				tDQS	CK(MAX)	- 100			pS
DQ high-Z from clock*12	tHZ(DQ)	MAX			tooso	CK(MAX)	+ (1.4	tooso	(MAX))		pS
		Write Pa	rameter	s ⁻¹¹							
DQ and DM input hold time (Vref based)	tDH	MIN		210	235	270	350	430	480	600	pS
DQ and DM input setup time (Vref based)	tos	MIN		210	235	270	350	430	480	600	pS
DQ and DM input pulse width	tDIPW	MIN					0.35				tCK(av
Write command to 1st DQS latching	22000	MIN					0.75				
transition	tDQSS	MAX					1.25				tCK(av
DQS input high-level width	tDQSH	MIN					0.4				tCK(av
DQS input low-level width	tDQSL	MIN					0.4				tCK(av
DQS falling edge to CK setup time	toss	MIN					0.2				tCK(av
DQS falling edge hold time from CK	tDSH	MIN					0.2				tCK(av
Write postamble	tWPST	MIN					0.4				tCK(av
Write preamble	twpre	MIN					0.35				tCK(av
****	_	CKE Input	Param	eters							
CKE min. pulse width (high and low pulse width)	tCKE	MIN	3				3				tCK(av
CKE input setup time	tISCKE*2	MIN					0.25				tCK(av
CKE input hold time	tiHCKE*3	MIN					0.25				tCK(av



Parameter	Symbol	min /	min	-			ata Ra	te			Unit
Faiametei	Symbol	max	tck	1066	933	800	667	533	400	333	Onic
	Comman	d Addres	s Input	Parame	ters'11						
Address and control input setup time (Vref based)	tis' ¹	MIN		220	250	290	370	460	600	740	pS
Address and control input hold time (Vref based)	tiH"	MIN		220	250	290	370	460	600	740	pS
Address and control input pulse width	tiPW	MIN					0.40	•	•		tCK(avg
	Boot Par	ameters (10 MHz	- 55 MH	z)*5,7,8						
A	16225	MAX					100				1.2
Clock Cycle Time	tCKb	MIN					18				nS
CKE Input Setup Time	tISCKEb	MIN					2.5				nS
CKE Input Hold Time	tiHCKEb	MIN		2.5						nS	
Address & Control Input Setup Time	tiSb	MIN					1150				pS
Address & Control Input Hold Time	tiHb	MIN					1150				pS
DQS Output Data Access Time	toocora.	MIN					2.0				
from CK_t/CK_c	tDQSCKb	MAX		10.0						nS	
Data Strobe Edge to Ouput Data Edge tDQSQb - 1.2	tDQSQb	MAX					1.2				nS
Data Hold Skew Factor	tQHSb	MAX		1.2						nS	
Table of Performance Inc. (Additional Entertrainment of the Inc.)	Mo	de Regis	ter Para	meters							
MODE REGISTER Write command period	tMRW	MIN	5				5				tCK(avg
Mode Register Read command period	tMRR	MIN	2							tCK(avg	
	LPDDR	2 SDRAN	Core P	aramet	ers'9						
Read Latency	RL	MIN	3	8	7	6	5	4	3	3	tCK(avg
Write Latency	WL	MIN	1	4	4	3	2	2	1	1	tCK(avg
ACTIVE to ACTIVE command period	tRC	MIN						ank Pre			nS
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	tckesr	MIN	3				15				nS
Self refresh exit to next valid command delay	txsr	MIN	2			tR	FCab +	10			nS
Exit power down to next valid command delay	txP	MIN	2				7.5				nS
CAS to CAS delay	tCCD	MIN	2				2				tCK(avg
Internal Read to Precharge command delay	tRTP	MIN	2				7.5				nS
RAS to CAS Delay	tRCD	Fast	3				15				nS
Row Precharge Time (single bank)	tRPpb	Fast	3				15				nS
Row Precharge Time (all banks)	tRPab 4-bank	Fast	3				15				nS
Row Active Time	tRAS	MIN	3	42						nS	
Now Verine Little	irvis	MAX		70						μs	
Write Recovery Time	tWR	MIN	3	15						nS	
Internal Write to Read Command Delay	twTR	MIN	2	7.5 10						ns	
Active bank A to Active bank B	tRRD	MIN	2				10				nS
Four Bank Activate Window	tFAW	MIN	8			5	0			60	nS
Minimum Deep Power Down Time	tDPD	MIN					500				μS



Parameter	Symbol	min / max	min tCK	Data Rate						Unit	
				1066	933	800	667	533	400	333	Unit
	LPD	DR2 Ten	peratu	re De-Ra	ting				7		
tDQSCK De-Rating	tDQSCK (Derated)	MAX		5620 6000					pS		
Core Timings Temperature De-Rating	tRCD (Derated)	MIN		tRCD + 1.875					nS		
	tRC (Derated)	MIN			tRC + 1.875						nS
	tRAS (Derated)	MIN		tRAS + 1.875							nS
	tRP (Derated)	MIN			tRP + 1.875		nS				
	tRRD (Derated)	MIN		tRRD + 1.875							nS

- 1. Input set-up/hold time for signal (CA[0:n], CS_n).
- 2. CKE input setup time is measured from CKE reaching high/low voltage level to CK_t/CK_c crossing.
- 3. CKE input hold time is measured from CK_t/CK_c crossing to CKE reaching high/low voltage level.

 4. Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
- 5. To guarantee device operation before the LPDDR2 device is configured a number of AC boot timing parameters are defined in this table. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
- 6. Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
- 7. The SDRAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in "Mode Register Definition".
- 8. The output skew parameters are measured with Ron default settings into the reference load.
- 9. The min tCK column applies only when tCK is greater than 6nS for LPDDR2-S4 devices.
- 10. All AC timings assume an input slew rate of 1V/nS.
- 11. Read, Write, and Input Setup and Hold values are referenced to Vref.
- 12. For low-to-high and high-to-low transitions, the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Below "HSUL_12 Driver Output Reference Load for Timing and Slew Rate" figure shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.






Figure 43: HSUL_12 Driver Output Reference Load for Timing and Slew Rate

The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS_t-DQS_c.

- 13. Measured from the start driving of DQS t DQS c to the start driving the first rising strobe edge.
- 14. Measured from the from start driving the last falling strobe edge to the stop driving DQS_t , DQS_c.
- 15. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 160nS rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.
- 16. tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 1.6µs rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.
- 17. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 32mS rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.



9.7.2 CA and CS n Setup, Hold and Derating

For all input signals (CA and CS_n) the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see 9.7.2.1 "CA and CS_n Setup and Hold Base-Values for 1V/nS" table) to the Δ tIS and Δ tIH derating value (see 9.7.2.2 "Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220" table). Example: tIS (total setup time) = tIS(base) + Δ tIS.

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIH(ac)min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIL(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(dc) to ac region', use nominal slew rate for derating value (see 9.7.2.4 "Nominal Slew Rate and tVAC for Setup Time tIS for CA and CS_n with Respect to Clock" figure). If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(dc) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see 9.7.2.6 "Tangent Line for Setup Time tIS for CA and CS_n with Respect to Clock" figure).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of VREF(dc). Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of VREF(dc). If the actual signal is always later than the nominal slew rate line between shaded 'dc to VREF(dc) region', use nominal slew rate for derating value (see 9.7.2.5 "Nominal Slew Rate for Hold Time tIH for CA and CS_n with Respect to Clock" figure). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(dc) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(dc) level is used for derating value (see 9.7.2.7 "Tangent Line for Hold Time tIH for CA and CS_n with Respect to Clock" figure).

For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time tVAC (see 9.7.2.3 "Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition" table).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(ac).

For slew rates in between the values listed in 9.7.2.2 "Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220" table, the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

9.7.2.1 CA and CS n Setup and Hold Base-Values for 1V/nS

Unit [pS]	LPDDR2-1066	LPDDR2-800	reference			
tiS(base)	0	70	VIH/L(ac) = VREF(dc) ± 220mV			
tiH(base)	tiH(base) 90		V _{IH/L(dc)} = VREF(dc) ± 130mV			

Note: ac/dc referenced for 1V/nS CA and CS_n slew rate and 2V/nS differential CK_t-CK_c slew rate.



9.7.2.2 Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220

					shold ->	VIH(ac)	=VREF(nV, VIL	(ac)=VRE	F(dc)-22 F(dc)-13					
CA, CS_n Slew Rate		CK_t,CK_c Differential Slew Rate														
	4.0 V/nS		3.0 V/nS		2.0 V/nS		1.8 V/nS		1.6 V/nS		1.4 V/nS		1.2 V/nS		1.0 V/nS	
V/nS	ΔtIS	ΔtiH	ΔtIS	ΔtiH	ΔtIS	ΔtiH	ΔtIS	ΔtiH	ΔtiS	ΔtIH	ΔtiS	ΔtiH	ΔtiS	ΔtiH	ΔtiS	ΔtiH
2.0	110	65	110	65	110	65	:*:		*	2.5	×	•	3 . €3		*	1.
1.5	74	43	73	43	73	43	89	59	*8				188	9.5	3 1 54	-
1.0	0	0	0	0	0	0	16	16	32	32	8		120	1449	923	
0.9		*	-3	-5	-3	-5	13	11	29	27	45	43			*	
0.8	2	2	- 123	2	-8	-13	8	3	24	19	40	35	56	55	120	
0.7	17	-33	1576		574		2	-6	18	10	34	26	50	46	66	78
0.6	100	-	740	-	84.	14	848		10	-3	26	13	42	33	58	65
0.5		3		-		-		3	-	-	4	-4	20	16	36	48
0.4	19		: • :		:00		69+6	9.		19			-7	2	17	34


Note: Cell contents '-' are defined as not supported.

9.7.2.3 Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition

Slow Bate N/laS1	tVAC @ 220mV [pS]						
Slew Rate [V/nS]	min	max					
> 2.0	175	S#S					
2.0	170						
1.5	167	: <u>"</u> "					
1.0	163	520					
0.9	162	(#)					
0.8	161						
0.7	159	-					
0.6	155	(2)					
0.5	150	193					
<0.5	150	•					




9.7.2.4 Nominal Slew Rate and tVAC for Setup Time tIS for CA and CS_n with Respect to Clock



Setup Slew Rate = $\frac{V_{REF(dc)} - V_{IL(ac)}max}{\Delta TF}$ Setup Slew Rate = $\frac{V_{IH(ac)} min - V_{REF(dc)}}{\Delta TR}$




9.7.2.5 Nominal Slew Rate for Hold Time tlH for CA and CS_n with Respect to Clock



Hold Slew Rate = $\frac{V_{REF(DC)} - V_{IL(DC)}max}{\Delta TR}$ Hold Slew Rate = $\frac{V_{IH(DC)}min - V_{REF(DC)}}{Falling Signal}$ ΔTF




9.7.2.6 Tangent Line for Setup Time tIS for CA and CS_n with Respect to Clock





9.7.2.7 Tangent Line for Hold Time tIH for CA and CS_n with Respect to Clock



Hold Slew Rate = $\frac{\text{tangent line [VREF(DC) - VIL(DC)max}}{\Delta TR}$

Hold Slew Rate = $\frac{\text{tangent line [Vih(DC)min - VREF(DC)]}}{\Delta TF}$



9.7.3 Data Setup, Hold and Slew Rate Derating

For all input signals (DQ, DM) the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see 9.7.3.1 "Data Setup and Hold Base-Values" table) to the Δ tDS and Δ tDH (see 9.7.3.2 "Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220" table) derating value respectively. Example: tDS (total setup time) = tDS(base) + Δ tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIH(ac)min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIL(ac)max (see 9.7.3.4 "Nominal Slew Rate and tVAC for Setup Time tDS for DQ with Respect to Strobe" figure). If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(dc) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(dc) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see 9.7.3.6 "Tangent Line for Setup Time tDS for DQ with Respect to Strobe" figure).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of VREF(dc). Hold (tDH) nominal slew rate for a falling sig5nal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of VREF(dc) (see 9.7.3.5 "Nominal Slew Rate for Hold Time tDH for DQ with Respect to Strobe" figure). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to VREF(dc) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(dc) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(dc) level is used for derating value (see 9.7.3.7 "Tangent Line for Hold Time tDH for DQ with Respect to Strobe" figure).

For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time tVAC (see 9.7.3.3 "Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition" table).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(ac).

For slew rates in between the values listed in 9.7.3.2 "Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220" table, the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

9.7.3.1 Data Setup and Hold Base-Values

Unit [pS]	LPDDR2-1066	LPDDR2-800	reference
tDS(base)	-10	50	V _{IH/L(ac)} = VREF(dc) ± 220mV
tDH(base)	80	140	V _{IH/L(dc)} = VREF(dc) ± 130mV

Note: ac/dc referenced for 1V/nS DQ,DM slew rate and 2V/nS differential DQS t-DQS c slew rate.



9.7.3.2 Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220

					old -> V	IH(ac) =	VREF(de		mV, VIL	(ac) = VF	REF(dc) -		F			
365 2594500	DQS_t, DQS_c Differential Slew Rate															
DQ, DM Slew Rate V/nS	4.0 V/nS		3.0 V/nS		2.0 V/nS		1.8 V/nS		1.6 V/nS		1.4 V/nS		1.2 V/nS		1.0 V/nS	
	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
2.0	110	65	110	65	110	65	848		10.1				1.0		1985	
1.5	74	43	73	43	73	43	89	59	5.50	::		e;	2.5	17.	:*0	
1.0	0	0	0	0	0	0	16	16	32	32	12	2:	250	100	5\$35	1.2
0.9	*		-3	-5	-3	-5	13	11	29	27	45	43		2.0	9.83	
0.8			1.40		-8	-13	8	3	24	19	40	35	56	55	14/	
0.7	12	•	(250)	•	10.0		2	-6	18	10	34	26	50	46	66	78
0.6			(0.0		(*)	*	(*)		10	-3	26	13	42	33	58	65
0.5			(5.5)		14. T		1723		1121		4	-4	20	16	36	48
0.4			1253		5.73		53 * 31		3.5				-7	2	17	34


Note: Cell contents '-' are defined as not supported.

9.7.3.3 Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition

Slew Rate [V/nS]	tVAC @ 220mV [pS]							
Siew Rate [V/IIS]	min	max						
> 2.0	175	-						
2.0	170	-						
1.5	167	-						
1.0	163	-						
0.9	162	-						
0.8	161	-						
0.7	159	-						
0.6	155	-						
0.5	150	-						
<0.5	150	-						



9.7.3.4 Nominal Slew Rate and tVAC for Setup Time tDS for DQ with Respect to Strobe




 $\begin{array}{c} \text{Setup Slew Rate = } \frac{\text{VREF(DC) - VIL(AC)} \text{ma} \text{x}}{\text{\Delta TF}} \\ \end{array}$

Setup Slew Rate = $\frac{V_{IH(AC)min} - V_{REF(DC)}}{\Delta TR}$



9.7.3.5 Nominal Slew Rate for Hold Time tDH for DQ with Respect to Strobe




Hold Slew Rate = $[V_{REF(DC)} - V_{IL(DC)}max]$ Rising Signal ΔTR

Hold Slew Rate = $[V_{IH(DC)}min - V_{REF(DC)}]$ Falling Signal Δ TF




9.7.3.6 Tangent Line for Setup Time tDS for DQ with Respect to Strobe





9.7.3.7 Tangent Line for Hold Time tDH for DQ with Respect to Strobe



Hold Slew Rate = tangent line [VREF(DC) - VIL(DC)max Rising Signal Δ TR

Hold Slew Rate = $\frac{\text{tangent line [ViH(DC)min - VREF(DC)]}}{\Delta \text{ TF}}$



Edition 2023-02 Published by Xi'an UnilC Semiconductors Co.,Ltd.

Xi'an: 4th Floor, Building A, No. 38 Gaoxin 6th Road, Xian High-tech Industries Development Zone Xi'an, Shanxi 710075, P. R. China

Tel: +86-29-88318000 Fax: +86-29-88453299

info@unisemicon.com

© UnilC 2023.

Legal Disclaimer

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, UNIIC HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest UniIC Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest UniIC Office.

UnilC Components may only be used in life-support devices or systems with the express written approval of UnilC, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

www.unisemicon.com