

2016-03



# **HXSU2GT64280CE-25D**

**240-Pin Unbuffered DDR2 SDRAM Modules**  
**EU RoHS Compliant**

## **Data Sheet**

**Rev. B**

Revision History:		
Date	Revision	Subjects (major changes since last revision)
2015/08/01	A	Initial Release
2016/03/01	B	Change to UnilC Format

**We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

[info@unisemicon.com](mailto:info@unisemicon.com)

# 1 Overview

This chapter gives an overview of the 240-pin Unbuffered DDR2 SDRAM modules product family and describes its main characteristics.

## 1.1 Features

- 240-Pin PC2-6400 DDR2 SDRAM memory modules.
- Dual rank 256M x 64 module organization, and 16pcs 128M x 8 chip organization.
- 2GB Modules built with 1Gbit DDR2 SDRAMs in chip size packages PG-TFBGA-60.
- Standard Double-Data-Rate-Two Synchronous DRAMs (DDR2 SDRAM) with a single + 1.8 V ( $\pm 0.1$  V) power supply.
- All speed grades faster than DDR2-800 comply with DDR2-800 timing specifications.
- Programmable CAS Latencies (3, 4, 5, 6 and 7), Burst Length (8 & 4).
- Auto Refresh (CBR) and Self Refresh.
- Auto Refresh for temperatures above 85 °C  $t_{REFI} = 3.9 \mu\text{s}$ .
- Programmable self refresh rate via EMRS2 setting.
- Programmable partial array refresh via EMRS2 settings.
- DCC enabling via EMRS2 setting.
- All inputs and outputs SSTL\_1.8 compatible.
- Off-Chip Driver Impedance Adjustment (OCD) and On-Die Termination (ODT).
- Serial Presence Detect with E<sup>2</sup>PROM.
- UDIMM Dimensions (nominal): 30 mm high, 133.35 mm wide
- Based on standard reference layouts

**TABLE 1**  
Performance Table

UnilC Speed Code		-25D	Unit	Note
DRAM Speed Grade	DDR2	-800		
Module Speed Grade	PC2	-6400		
CAS-RCD-RP latencies		5-5-5	$t_{CK}$	
Max. Clock Frequency	CL3	$f_{CK3}$	200	MHz
	CL4	$f_{CK4}$	266	MHz
	CL5	$f_{CK5}$	400	MHz
	CL6	$f_{CK6}$	400	MHz
Min. RAS-CAS-Delay	$t_{RCD}$	12.5	ns	
Min. Row Precharge Time	$t_{RP}$	12.5	ns	
Min. Row Active Time	$t_{RAS}$	45	ns	
Min. Row Cycle Time	$t_{RC}$	57.5	ns	

## 1.2 Description

The UnilC HXSU2GT64280CE–25D module family are Unbuffered DIMM modules “UDIMMs” with 30 mm height based on DDR2 technology. DIMMs are available as non-ECC modules in 256M × 64 (2GB) in organization and density, intended for mounting into 240-pin connector sockets.

The memory array is designed with 1Gbit Double-Data-Rate-Two (DDR2) Synchronous DRAMs. Decoupling capacitors are mounted on the PCB board. The DIMMs feature serial presence detect based on a serial E<sup>2</sup>PROM device using the 2-pin I<sup>2</sup>C protocol. The first 128 bytes are programmed with configuration data and are write protected; the second 128 bytes are available to the customer.



**TABLE 2**  
Ordering Information

Product Type <sup>1)</sup>	Compliance Code <sup>2)</sup>	Description	SDRAM Technology
<b>PC2-6400 (5-5-5)</b>			
HXSU2GT64280CE-25D	2GB 2R×8 PC2–6400U–555	2 Rank, Non-ECC	1Gbit (×8)

1) For detailed information regarding Product Type of UnilC please see chapter "Product Type Nomenclature" of this data sheet.

2) The Compliance Code is printed on the module label and describes the speed grade, for example "PC2–6400U–555" where 6400U means Unbuffered DIMM modules with 6.40 GB/sec Module Bandwidth 6400 and "555" means Column Address Strobe (CAS) latency=5, Row Column Delay (RCD) latency = 5 and Row Precharge (RP) latency = 5.

**TABLE 3**  
Address Format

DIMM Density	Module Organization	Memory Ranks	ECC/ Non-ECC	# of SDRAMs	# of row/bank/column bits
2GB	256M × 64	2	Non-ECC	16	14/3/10

**TABLE 4**  
Components on Modules

DRAM Components <sup>1)</sup>	DRAM Density	DRAM Organization
SCB18T1G800AF-25D	1Gbit	128M × 8

1) Green Product

2) For a detailed description of all functionalities of the DRAM components on these modules see the component data sheet.

## 2 Pin Configurations

### 2.1 Pin Configurations

The pin configuration of the Unbuffered DDR2 SDRAM DIMM is listed by function in **Table 5** (240 pins). The abbreviations used in columns Pin Type and Buffer Type are explained in **Table 6** and **Table 7** respectively. The Pin numbering is depicted in **Figure 1**

<b>TABLE 5</b>				
Pin Configuration of UDIMM				
Pin No.	Name	Pin Type	Buffer Type	Function
<b>Clock Signals</b>				
185	CK0	I	SSTL	<b>Clock Signals 2:0, Complement Clock Signals 2:0</b> The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and the falling edge of bCK. A Delay Locked Loop (DLL) circuit is driven from the clock inputs and output timing for read operations is synchronized to the input clock.
137	CK1	I	SSTL	
220	CK2	I	SSTL	
186	bCK0	I	SSTL	
138	bCK1	I	SSTL	
221	bCK2	I	SSTL	
52	CKE0	I	SSTL	<b>Clock Enable Rank 1:0</b> Activates the DDR2 SDRAM CK signal when HIGH and deactivates the CK signal when LOW. By deactivating the clocks, CKE LOW initiates the Power Down Mode or the Self Refresh Mode. <i>Note: 2 Ranks module</i>
171	CKE1	I	SSTL	
	NC	NC	—	<b>Not Connected</b> <i>Note: 1-rank module</i>
<b>Control Signals</b>				
193	bS0	I	SSTL	<b>Chip Select Rank 1:0</b> Enables the associated DDR2 SDRAM command decoder when LOW and disables the command decoder when HIGH. When the command decoder is disabled, new commands are ignored but previous operations continue. Rank 0 is selected by bS0; Rank 1 is selected by bS1. Ranks are also called "Physical banks".2 Ranks module
76	bS1	I	SSTL	
	NC	NC	—	
192	bRAS	I	SSTL	<b>Row Address Strobe</b> When sampled at the cross point of the rising edge of CK, and falling edge of bCK, bRAS, bCAS and bWE define the operation to be executed by the SDRAM.
74	bCAS	I	SSTL	<b>Column Address Strobe</b>

Pin No.	Name	Pin Type	Buffer Type	Function
73	bWE	I	SSTL	<b>Write Enable</b>
<b>Address Signals</b>				
71	BA0	I	SSTL	<b>Bank Address Bus 1:0</b> Selects which DDR2 SDRAM internal bank of four or eight is activated.
190	BA1	I	SSTL	
54	BA2	I	SSTL	<b>Bank Address Bus 2</b> Greater than 512Mb DDR2 SDRAMs
	NC	NC	SSTL	<b>Less than 1Gb DDR2 SDRAMs</b>
188	A0	I	SSTL	<b>Address Bus 12:0</b> During a Bank Activate command cycle, defines the row address when sampled at the cross-point of the rising edge of CK and falling edge of bCK. During a Read or Write command cycle, defines the column address when sampled at the cross point of the rising edge of CK and falling edge of bCK. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is HIGH, autoprecharge is selected and BA0-BAn defines the bank to be precharged. If AP is LOW, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0-BAn to control which bank(s) to precharge. If AP is HIGH, all banks will be precharged regardless of the state of BA0-BAn inputs. If AP is LOW, then BA0-BAn are used to define which bank to precharge.
183	A1	I	SSTL	
63	A2	I	SSTL	
182	A3	I	SSTL	
61	A4	I	SSTL	
60	A5	I	SSTL	
180	A6	I	SSTL	
58	A7	I	SSTL	
179	A8	I	SSTL	
177	A9	I	SSTL	
70	A10	I	SSTL	
	AP	I	SSTL	
57	A11	I	SSTL	
176	A12	I	SSTL	<b>Address Signal 12</b> <i>Note: Module based on 256 Mbit or larger dies</i>
196	A13	I	SSTL	<b>Address Signal 13</b> <i>Note: 1 Gbit based module</i>
	NC	NC	—	<b>Not Connected</b> <i>Note: Module based on 512 Mbit or smaller dies</i>
174	A14	I	SSTL	<b>Address Signal 14</b> <i>Note: 2 Gbit based module</i>
	NC	NC	—	<b>Not Connected</b> <i>Note: Module based on 1 Gbit or smaller dies</i>
<b>Data Signals</b>				
3	DQ0	I/O	SSTL	<b>Data Bus 63:0</b> <i>Note: Data Input / Output pins</i>
4	DQ1	I/O	SSTL	
9	DQ2	I/O	SSTL	
10	DQ3	I/O	SSTL	
122	DQ4	I/O	SSTL	
123	DQ5	I/O	SSTL	
128	DQ6	I/O	SSTL	
129	DQ7	I/O	SSTL	
12	DQ8	I/O	SSTL	

Pin No.	Name	Pin Type	Buffer Type	Function
13	DQ9	I/O	SSTL	<b>Data Bus 63:0</b> <i>Note: Data Input / Output pins</i>
21	DQ10	I/O	SSTL	
22	DQ11	I/O	SSTL	
131	DQ12	I/O	SSTL	
132	DQ13	I/O	SSTL	
140	DQ14	I/O	SSTL	
141	DQ15	I/O	SSTL	
24	DQ16	I/O	SSTL	
25	DQ17	I/O	SSTL	
30	DQ18	I/O	SSTL	
31	DQ19	I/O	SSTL	
143	DQ20	I/O	SSTL	
144	DQ21	I/O	SSTL	
149	DQ22	I/O	SSTL	
150	DQ23	I/O	SSTL	
33	DQ24	I/O	SSTL	
34	DQ25	I/O	SSTL	
39	DQ26	I/O	SSTL	
40	DQ27	I/O	SSTL	
152	DQ28	I/O	SSTL	
153	DQ29	I/O	SSTL	
158	DQ30	I/O	SSTL	
159	DQ31	I/O	SSTL	
80	DQ32	I/O	SSTL	
81	DQ33	I/O	SSTL	
86	DQ34	I/O	SSTL	
87	DQ35	I/O	SSTL	
199	DQ36	I/O	SSTL	
200	DQ37	I/O	SSTL	
205	DQ38	I/O	SSTL	
206	DQ39	I/O	SSTL	
89	DQ40	I/O	SSTL	
90	DQ41	I/O	SSTL	
95	DQ42	I/O	SSTL	
96	DQ43	I/O	SSTL	
208	DQ44	I/O	SSTL	
209	DQ45	I/O	SSTL	
214	DQ46	I/O	SSTL	
215	DQ47	I/O	SSTL	
98	DQ48	I/O	SSTL	

Pin No.	Name	Pin Type	Buffer Type	Function
99	DQ49	I/O	SSTL	<b>Data Bus 63:0</b> <i>Note: Data Input / Output pins</i>
107	DQ50	I/O	SSTL	
108	DQ51	I/O	SSTL	
217	DQ52	I/O	SSTL	
218	DQ53	I/O	SSTL	
226	DQ54	I/O	SSTL	
227	DQ55	I/O	SSTL	
110	DQ56	I/O	SSTL	
111	DQ57	I/O	SSTL	
116	DQ58	I/O	SSTL	
117	DQ59	I/O	SSTL	
229	DQ60	I/O	SSTL	
230	DQ61	I/O	SSTL	
235	DQ62	I/O	SSTL	
236	DQ63	I/O	SSTL	
<b>Data Strobe Signals</b>				
7	DQS0	I/O	SSTL	<b>Data Strobe Bus 7:0 and Complementary Data Strobe Bus 7:0</b> The data strobes, associated with one data byte, sourced with data transfers. In Write mode, the data strobe is sourced by the controller and is centered in the data window. In Read mode the data strobe is sourced by the DDR2 SDRAM and is sent at the leading edge of the data window. bDQS signals are complements, and timing is relative to the cross-point of respective DQS and bDQS. If the module is to be operated in single ended strobe mode, all bDQS signals must be tied on the system board to $V_{SS}$ and DDR2 SDRAM mode registers programmed appropriately.
6	bDQS0	I/O	SSTL	
16	DQS1	I/O	SSTL	
15	bDQS1	I/O	SSTL	
28	DQS2	I/O	SSTL	
27	bDQS2	I/O	SSTL	
37	DQS3	I/O	SSTL	
36	bDQS3	I/O	SSTL	
84	DQS4	I/O	SSTL	
83	bDQS4	I/O	SSTL	
93	DQS5	I/O	SSTL	
92	bDQS5	I/O	SSTL	
105	DQS6	I/O	SSTL	
104	bDQS6	I/O	SSTL	
114	DQS7	I/O	SSTL	
113	bDQS7	I/O	SSTL	
<b>Data Mask Signals</b>				
125	DM0	I	SSTL	<b>Data Mask Bus 7:0</b> The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is LOW but blocks the write operation if it is HIGH. In Read mode, DM lines have no effect.
134	DM1	I	SSTL	
146	DM2	I	SSTL	
155	DM3	I	SSTL	
202	DM4	I	SSTL	
211	DM5	I	SSTL	
223	DM6	I	SSTL	



Pin No.	Name	Pin Type	Buffer Type	Function
232	DM7	I	SSTL	<b>Data Mask Bus 7:0</b>
<b>EEPROM</b>				
120	SCL	I	CMOS	<b>Serial Bus Clock</b> This signal is used to clock data into and out of the SPD EEPROM and Thermal sensor.
119	SDA	I/O	OD	<b>Serial Bus Data</b> This is a bidirectional pin use to transfer data into and out of the SPD EEPROM and Thermal sensor. A resistor must be connected from SDA to $V_{DDSPD}$ on the motherboard to act as a pull-up.
239	SA0	I	CMOS	<b>Serial Address Select Bus 2:0</b> Address pins used to select the SPD and Thermal sensor base address.
240	SA1	I	CMOS	
101	SA2	I	CMOS	
<b>Power Supplies</b>				
1	$V_{REF}$	AI	—	<b>I/O Reference Voltage</b> Reference voltage for the SSTL-18 inputs.
238	$V_{DDSPD}$	PWR	—	<b>EEPROM Power Supply</b> Power supplies for Serial Presence Detect, Thermal Sensor and ground for the module.
51,56,62,72,75,78,170,175,181,191,194	$V_{DDQ}$	PWR	—	<b>I/O Driver Power Supply</b>
53,59,64,67,69,172,178,184,187,189,197	$V_{DD}$	PWR	—	<b>Power Supply</b> Power supplies for core, I/O, Serial Presence Detect and ground for the module.
2,5,8,11,14,17,20,23,26,29,32,35,38,41,44,47,50,65,66,79,82,85,88,91,94,97,100,103,106,109,112,115,118,121,124,127,130,133,136,139,142,145,148,151,154,157,160,163,166,169,198,201,204,207,210,213,216,219,222,225,228,231,234,237	$V_{SS}$	GND	—	<b>Ground Plane</b> Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
<b>Other pins</b>				
195	ODT0	I	SSTL	<b>On-Die Termination Control 0</b>
77	ODT1	I	SSTL	<b>On-Die Termination Control 1</b> Asserts on-die termination for DQ, DM, DQS, and bDQS signals if enabled via the DDR2 SDRAM mode register. <i>Note: 2 Rank modules</i>
	NC	NC	—	<b>Not Connected</b> <i>Note: 1 Rank modules</i>
18,19,42,43,45,46,48,49,55,68,102,126,135,147,156,161,162,164,165,167,168,173,203,212,224,233	NC	NC	—	<b>Not connected</b> Pins not connected on UnilC SO-DIMMs


**TABLE 6**  
Abbreviations for pin Type

Abbreviation	Description
I	Standard input-only pin. Digital levels.
O	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
AI	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

**TABLE 7**  
Abbreviations for Buffer Type

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tri-state, and allows multiple devices to share as a wire-OR.

**FIGURE 1**  
Pin Configuration UDIMM (240 pin)



MPPT0150

## 3 Electrical Characteristics

This chapter contains speed grade definition, AC timing parameter and ODT tables.

### 3.1 Absolute Maximum Ratings

**Attention: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.**

**TABLE 8**  
Absolute Maximum Ratings

Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
$V_{DD}$	Voltage on $V_{DD}$ pin relative to $V_{SS}$	-1.0	+2.3	V	1)
$V_{DDQ}$	Voltage on $V_{DDQ}$ pin relative to $V_{SS}$	-0.5	+2.3	V	
$V_{DDL}$	Voltage on $V_{DDL}$ pin relative to $V_{SS}$	-0.5	+2.3	V	
$V_{IN}, V_{OUT}$	Voltage on any pin relative to $V_{SS}$	-0.5	+2.3	V	

1) When  $V_{DD}$  and  $V_{DDQ}$  and  $V_{DDL}$  are less than 500 mV;  $V_{REF}$  may be equal to or less than 300 mV.

**TABLE 9**  
Environmental Requirements

Parameter	Symbol	Values		Unit	Note
		Min.	Max.		
Operating temperature (ambient)	$T_{OPR}$	0	+65	°C	
Storage Temperature	$T_{STG}$	- 50	+100	°C	1)
Barometric Pressure (operating & storage)	PBar	+69	+105	kPa	2)

1) Storage Temperature is the case surface temperature on the center/top side of the DRAM.

2) Up to 3000 m.

**TABLE 10**

**DRAM Component Operating Temperature Range**

Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
$T_{CASE}$	Operating Temperature	0	95	°C	1)2)3)4)

- 1) Operating Temperature is the case surface temperature on the center / top side of the DRAM.
- 2) The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.
- 3) Above 85 °C the Auto-Refresh command interval has to be reduced to  $t_{REFI} = 3.9 \mu s$
- 4) When operating this product in the 85 °C to 95 °C  $T_{CASE}$  temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to "1". When the High Temperature Self Refresh is enabled there is an increase of  $I_{DD6}$  by approximately 50%

## 3.2 Operating Conditions

**TABLE 11**

**Supply Voltage Levels and AC / DC Operating Conditions**

Parameter	Symbol	Values			Unit	Note
		Min.	Typ.	Max.		
Device Supply Voltage	$V_{DD}$	1.7	1.8	1.9	V	
Output Supply Voltage	$V_{DDQ}$	1.7	1.8	1.9	V	1)
Input Reference Voltage	$V_{REF}$	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	2)
SPD Supply Voltage	$V_{DDSPD}$	1.7	—	3.6	V	
DC Input Logic High	$V_{IH(DC)}$	$V_{REF} + 0.125$	—	$V_{DDQ} + 0.3$	V	
DC Input Logic Low	$V_{IL(DC)}$	- 0.30	—	$V_{REF} - 0.125$	V	
AC Input Logic High	$V_{IH(AC)}$	$V_{REF} + 0.200$	—	$V_{DDQ} + V_{PEAK}$	V	
AC Input Logic Low	$V_{IL(AC)}$	$V_{SSQ} - V_{PEAK}$	—	$V_{REF} - 0.200$	V	
In / Output Leakage Current	$I_L$	- 5	—	5	μA	3)

- 1) Under all conditions,  $V_{DDQ}$  must be less than or equal to  $V_{DD}$
- 2) Peak to peak AC noise on  $V_{REF}$  may not exceed  $\pm 2\% V_{REF(DC)}$ .  $V_{REF}$  is also expected to track noise in  $V_{DDQ}$ .
- 3) Input voltage for any connector pin under test of  $0 V \leq V_{IN} \leq V_{DDQ} + 0.3 V$ ; all other pins at 0 V. Current is per pin

### 3.3 Speed Grade Definitions

**TABLE 12**  
Speed Grade Definition

Speed Grade		DDR2-800D			Unit	Note
UniIC Sort Name		-25D				
CAS-RCD-RP latencies		5-5-5			$t_{CK}$	
Parameter	Symbol	Min.	Max.	—		
Clock Period	@ CL = 3	$t_{CK}$	5	8	ns	1)2)3)4)
	@ CL = 4	$t_{CK}$	3.75	8	ns	1)2)3)4)
	@ CL = 5	$t_{CK}$	2.5	8	ns	1)2)3)4)
Row Active Time	$t_{RAS}$	45	70k	ns	1)2)3)4)5)	
Row Cycle Time	$t_{RC}$	57.5	—	ns	1)2)3)4)	
RAS-CAS-Delay	$t_{RCD}$	12.5	—	ns	1)2)3)4)	
Row Precharge Time	$t_{RP}$	12.5	—	ns	1)2)3)4)	

- 1) Timings are guaranteed with CK/bCK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 2) The CK/bCK input reference level (for timing reference to CK/bCK) is the point at which CK and bCK cross. The DQS /bDQS, RDQS / bRDQS, input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ
- 4) The output timing reference voltage level is VTT.
- 5)  $t_{RAS.MAX}$  is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x  $t_{REFI}$ .

### 3.4 Component AC Timing Parameters

<b>TABLE 13</b>					
<b>DRAM Component Timing Parameter by Speed Grade - DDR2-800</b>					
Parameter	Symbol	DDR2-800		Unit	Note <sup>1)2)3)4)5)6)7)</sup>
		Min.	Max.		
DQ output access time from CK / bCK	$t_{AC}$	-400	+400	ps	8)
bCAS to bCAS command delay	$t_{CCD}$	2	—	nCK	
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	$t_{CK.AVG}$	9)10)
Average clock period	$t_{CK.AVG}$	2500	8000	ps	
CKE minimum pulse width ( high and low pulse width)	$t_{CKE}$	3	—	nCK	11)
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	$t_{CK.AVG}$	9)10)
Auto-Precharge write recovery + precharge time	$t_{DAL}$	WR + $t_{nRP}$	—	nCK	12)13)
Minimum time clocks remain ON after CKE asynchronously drops LOW	$t_{DELAY}$	$t_{IS} + t_{CK.AVG} + t_{IH}$	—	ns	
DQ and DM input hold time	$t_{DH.BASE}$	125	—	ps	14)18)19)
DQ and DM input pulse width for each input	$t_{DIPW}$	0.35	—	$t_{CK.AVG}$	
DQS input high pulse width	$t_{DQSH}$	0.35	—	$t_{CK.AVG}$	
DQS output access time from CK / bCK	$t_{DQSCK}$	-350	+350	ps	8)
DQS input low pulse width	$t_{DQSL}$	0.35	—	$t_{CK.AVG}$	
DQS-DQ skew for DQS & associated DQ signals	$t_{DQSQ}$	—	200	ps	15)
DQS latching rising transition to associated clock edges	$t_{DQSS}$	- 0.25	+ 0.25	$t_{CK.AVG}$	16)
DQ and DM input setup time	$t_{DS.BASE}$	50	—	ps	17)18)19)
DQS falling edge hold time from CK	$t_{DSH}$	0.2	—	$t_{CK.AVG}$	16)
DQS falling edge to CK setup time	$t_{DSS}$	0.2	—	$t_{CK.AVG}$	16)
Four Activate Window for 1KB page size products	$t_{FAW}$	35	—	ns	34)
Four Activate Window for 2KB page size products	$t_{FAW}$	45	—	ns	34)
CK half pulse width	$t_{HP}$	Min( $t_{CH.ABS}$ , $t_{CL.ABS}$ )	—	ps	20)
Data-out high-impedance time from CK / bCK	$t_{HZ}$	—	$t_{AC.MAX}$	ps	8)21)
Address and control input hold time	$t_{IH.BASE}$	250	—	ps	22)24)
Control & address input pulse width for each input	$t_{IPW}$	0.6	—	$t_{CK.AVG}$	
Address and control input setup time	$t_{IS.BASE}$	175	—	ps	23)24)


Parameter	Symbol	DDR2-800		Unit	Note <sup>1)2)3)4)5)6)7)</sup>
		Min.	Max.		
DQ low impedance time from CK/bCK	$t_{LZ,DQ}$	$2 \times t_{AC,MIN}$	$t_{AC,MAX}$	ps	8)21)
DQS/DQS low-impedance time from CK / bCK	$t_{LZ,DQS}$	$t_{AC,MIN}$	$t_{AC,MAX}$	ps	8)21)
MRS command to ODT update delay	$t_{MOD}$	0	12	ns	34)
Mode register set command cycle time	$t_{MRD}$	2	—	nCK	
OCD drive mode output delay	$t_{OIT}$	0	12	ns	34)
DQ/DQS output hold time from DQS	$t_{QH}$	$t_{HP} - t_{QHS}$	—	ps	25)
DQ hold skew factor	$t_{QHS}$	—	300	ps	26)
Average periodic refresh Interval	$t_{REFI}$	—	7.8	$\mu$ s	27)28)
		—	3.9	$\mu$ s	27)29)
Auto-Refresh to Active/Auto-Refresh command period	$t_{RFC}$	127.5	—	ns	30)
Read preamble	$t_{RPRE}$	0.9	1.1	$t_{CK,AVG}$	31)32)
Read postamble	$t_{RPST}$	0.4	0.6	$t_{CK,AVG}$	31)33)
Active to active command period for 1KB page size products	$t_{RRD}$	7.5	—	ns	34)
Active to active command period for 2KB page size products	$t_{RRD}$	10	—	ns	34)
Internal Read to Precharge command delay	$t_{RTP}$	7.5	—	ns	34)
Write preamble	$t_{WPRE}$	0.35	—	$t_{CK,AVG}$	
Write postamble	$t_{WPST}$	0.4	0.6	$t_{CK,AVG}$	
Write recovery time	$t_{WR}$	15	—	ns	34)
Internal write to read command delay	$t_{WTR}$	7.5	—	ns	34)35)
Exit active power down to read command	$t_{XARD}$	2	—	nCK	
Exit active power down to read command (slow exit, lower power)	$t_{XARDS}$	8 – AL	—	nCK	
Exit precharge power-down to any command	$t_{XP}$	2	—	nCK	
Exit self-refresh to a non-read command	$t_{XSNR}$	$t_{RFC} + 10$	—	ns	34)
Exit self-refresh to read command	$t_{XSRD}$	200	—	nCK	
Write command to DQS associated clock edges	WL	RL – 1		nCK	

- 1)  $V_{DDQ} = 1.8 V \pm 0.1V$ ;  $V_{DD} = 1.8 V \pm 0.1 V$ .
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/ bCK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK / bCK input reference level (for timing reference to CK / bCK) is the point at which CK and bCK cross. The DQS / bDQS, RDQS / bRDQS, input reference level is the crosspoint when in differential strobe mode.




- 5) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $CKE = 0.2 \times V_{DDQ}$  is recognized as low.
- 6) The output timing reference voltage level is  $V_{TT}$ .
- 7) New units, ' $t_{CK,AVG}$ ' and 'nCK', are introduced in DDR2-667 and DDR2-800. Unit ' $t_{CK,AVG}$ ' represents the actual  $t_{CK,AVG}$  of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, ' $t_{CK}$ ' is used for both concepts. Example:  $t_{XP} = 2$  [nCK] means; if Power Down exit is registered at  $T_m$ , an Active command may be registered at  $T_m + 2$ , even if  $(T_m + 2 - T_m)$  is  $2 \times t_{CK,AVG} + t_{ERR,2PER(MIN)}$ .
- 8) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{ERR(6-10per)}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has  $t_{ERR(6-10PER),MIN} = -272$  ps and  $t_{ERR(6-10PER),MAX} = +293$  ps, then  $t_{DQSCK,MIN(DERATED)} = t_{DQSCK,MIN} - t_{ERR(6-10PER),MAX} = -400$  ps  $- 293$  ps =  $-693$  ps and  $t_{DQSCK,MAX(DERATED)} = t_{DQSCK,MAX} - t_{ERR(6-10PER),MIN} = 400$  ps  $+ 272$  ps =  $+672$  ps. Similarly,  $t_{LZ,DQ}$  for DDR2-667 derates to  $t_{LZ,DQ,MIN(DERATED)} = -900$  ps  $- 293$  ps =  $-1193$  ps and  $t_{LZ,DQ,MAX(DERATED)} = 450$  ps  $+ 272$  ps =  $+722$  ps. (Caution on the MIN/MAX usage!)
- 9) Input clock jitter spec parameter. The jitter specified is a random jitter meeting a Gaussian distribution.
- 10) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times.
- 11)  $t_{CKE,MIN}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{IS} + 2 \times t_{CK} + t_{IH}$ .
- 12)  $DAL = WR + RU\{t_{RP}(ns) / t_{CK}(ns)\}$ , where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For  $t_{RP}$ , if the result of the division is not already an integer, round up to the next highest integer.  $t_{CK}$  refers to the application clock period. Example: For DDR2-533 at  $t_{CK} = 3.75$  ns with  $t_{WR}$  programmed to 4 clocks.  $t_{DAL} = 4 + (15 \text{ ns} / 3.75 \text{ ns})$  clocks =  $4 + (4)$  clocks = 8 clocks.
- 13)  $t_{DAL,nCK} = WR$  [nCK]  $+ t_{nRP,nCK} = WR + RU\{t_{RP} [\text{ps}] / t_{CK,AVG}[\text{ps}]\}$ , where WR is the value programmed in the EMR.
- 14) Input waveform timing  $t_{DH}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the  $V_{IH,DC}$  level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the  $V_{IL,DC}$  level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{IL,DC,MAX}$  and  $V_{IH,DC,MIN}$ . See [Figure 3](#).
- 15)  $t_{DQSQ}$ : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / bDQS and associated DQ in any given cycle.
- 16) These parameters are measured from a data strobe signal ((L/U/R)DQS / bDQS) crossing to its respective clock signal (CK / bCK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT,PER}$ ,  $t_{JIT,CC}$ , etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 17) Input waveform timing  $t_{DS}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the  $V_{IH,AC}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{IL,AC}$  level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{IH(DC),MAX}$  and  $V_{IH(DC),MIN}$ . See [Figure 3](#).
- 18) If  $t_{DS}$  or  $t_{DH}$  is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / bDQS) crossing.
- 20)  $t_{HP}$  is the minimum of the absolute half period of the actual input clock.  $t_{HP}$  is an input parameter but not an input specification parameter. It is used in conjunction with  $t_{QHS}$  to derive the DRAM output timing  $t_{QH}$ . The value to be used for  $t_{QH}$  calculation is determined by the following equation;  $t_{HP} = \text{MIN}(t_{CH,ABS}, t_{CL,ABS})$ , where,  $t_{CH,ABS}$  is the minimum of the actual instantaneous clock high time;  $t_{CL,ABS}$  is the minimum of the actual instantaneous clock low time.
- 21)  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ( $t_{HZ}$ ), or begins driving ( $t_{LZ}$ ).
- 22) input waveform timing is referenced from the input signal crossing at the  $V_{IL,DC}$  level for a rising signal and  $V_{IH,DC}$  for a falling signal applied to the device under test. See [Figure 4](#).
- 23) Input waveform timing is referenced from the input signal crossing at the  $V_{IH,AC}$  level for a rising signal and  $V_{IL,AC}$  for a falling signal applied to the device under test. See [Figure 4](#).
- 24) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / bCK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT,PER}$ ,  $t_{JIT,CC}$ , etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 25)  $t_{QH} = t_{HP} - t_{QHS}$ , where:  $t_{HP}$  is the minimum of the absolute half period of the actual input clock; and  $t_{QHS}$  is the specification value under the max column. (The less half-pulse width distortion present, the larger the  $t_{QH}$  value is; and the larger the valid data eye will be.) Examples: 1) If the system provides  $t_{HP}$  of 1315 ps into a DDR2-667 SDRAM, the DRAM provides  $t_{QH}$  of 975 ps minimum. 2) If the system provides  $t_{HP}$  of 1420 ps into a DDR2-667 SDRAM, the DRAM provides  $t_{QH}$  of 1080 ps minimum.
- 26)  $t_{QHS}$  accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual  $t_{HP}$  at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.


- 27) The Auto-Refresh command interval has been reduced to 3.9  $\mu$ s when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 28)  $0\text{ }^{\circ}\text{C} \leq T_{\text{CASE}} \leq 85\text{ }^{\circ}\text{C}$ .
- 29)  $85\text{ }^{\circ}\text{C} < T_{\text{CASE}} \leq 95\text{ }^{\circ}\text{C}$ .
- 30) A maximum of eight Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is  $9 \times t_{\text{REFI}}$ .
- 31)  $t_{\text{RPST}}$  end point and  $t_{\text{RPRE}}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving ( $t_{\text{RPST}}$ ), or begins driving ( $t_{\text{RPRE}}$ ). **Figure 2** shows a method to calculate these points when the device is no longer driving ( $t_{\text{RPST}}$ ), or begins driving ( $t_{\text{RPRE}}$ ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 32) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{JIT.PER}}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has  $t_{\text{JIT.PER.MIN}} = -72\text{ ps}$  and  $t_{\text{JIT.PER.MAX}} = +93\text{ ps}$ , then  $t_{\text{RPRE.MIN(DERATED)}} = t_{\text{RPRE.MIN}} + t_{\text{JIT.PER.MIN}} = 0.9 \times t_{\text{CK.AVG}} - 72\text{ ps} = +2178\text{ ps}$  and  $t_{\text{RPRE.MAX(DERATED)}} = t_{\text{RPRE.MAX}} + t_{\text{JIT.PER.MAX}} = 1.1 \times t_{\text{CK.AVG}} + 93\text{ ps} = +2843\text{ ps}$ . (Caution on the MIN/MAX usage!).
- 33) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{JIT.DUTY}}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2-667 SDRAM has  $t_{\text{JIT.DUTY.MIN}} = -72\text{ ps}$  and  $t_{\text{JIT.DUTY.MAX}} = +93\text{ ps}$ , then  $t_{\text{RPST.MIN(DERATED)}} = t_{\text{RPST.MIN}} + t_{\text{JIT.DUTY.MIN}} = 0.4 \times t_{\text{CK.AVG}} - 72\text{ ps} = +928\text{ ps}$  and  $t_{\text{RPST.MAX(DERATED)}} = t_{\text{RPST.MAX}} + t_{\text{JIT.DUTY.MAX}} = 0.6 \times t_{\text{CK.AVG}} + 93\text{ ps} = +1592\text{ ps}$ . (Caution on the MIN/MAX usage!).
- 34) For these parameters, the DDR2 SDRAM device is characterized and verified to support  $t_{\text{nPARAM}} = \text{RU}\{t_{\text{PARAM}} / t_{\text{CK.AVG}}\}$ , which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_{\text{nRP}} = \text{RU}\{t_{\text{RP}} / t_{\text{CK.AVG}}\}$ , which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2-667 5-5-5, of which  $t_{\text{RP}} = 15\text{ ns}$ , the device will support  $t_{\text{nRP}} = \text{RU}\{t_{\text{RP}} / t_{\text{CK.AVG}}\} = 5$ , i.e. as long as the input clock jitter specifications are met, Precharge command at  $T_m$  and Active command at  $T_m + 5$  is valid even if  $(T_m + 5 - T_m)$  is less than 15 ns due to input clock jitter.
- 35)  $t_{\text{WTR}}$  is at least two clocks ( $2 \times t_{\text{CK}}$ ) independent of operation frequency.



**FIGURE 3**  
Differential Input Waveform Timing -  $t_{DS}$  and  $t_{DH}$



**FIGURE 4**  
Differential Input Waveform Timing -  $t_{IS}$  and  $t_{IH}$



### 3.5 ODT AC Electrical Characteristics

This chapter describes the ODT AC electrical characteristics.

**TABLE 14**

**ODT AC Characteristics and Operating Conditions for DDR2-800**

Symbol	Parameter / Condition	Values		Unit	Note
		Min.	Max.		
$t_{AOND}$	ODT turn-on delay	2	2	$n_{CK}$	1)
$t_{AON}$	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX} + 0.7 \text{ ns}$	ns	1)2)
$t_{AONPD}$	ODT turn-on (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	1)
$t_{AOFD}$	ODT turn-off delay	2.5	2.5	$n_{CK}$	1)
$t_{AOF}$	ODT turn-off	$t_{AC.MIN}$	$t_{AC.MAX} + 0.6 \text{ ns}$	ns	1)3)
$t_{AOFPD}$	ODT turn-off (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	1)
$t_{ANPD}$	ODT to Power Down Mode Entry Latency	3	—	$n_{CK}$	1)
$t_{AXPD}$	ODT Power Down Exit Latency	8	—	$n_{CK}$	1)

- 1) New units, " $t_{CK.AVG}$ " and " $n_{CK}$ ", are introduced in DDR2-667 and DDR2-800 Unit " $t_{CK.AVG}$ " represents the actual  $t_{CK.AVG}$  of the input clock under operation. Unit " $n_{CK}$ " represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, " $t_{CK}$ " is used for both concepts. Example:  $t_{XP} = 2 [n_{CK}]$  means; if Power Down exit is registered at  $T_m$ , an Active command may be registered at  $T_m + 2$ , even if  $(T_m + 2 - T_m)$  is  $2 \times t_{CK.AVG} + t_{ERR.2PER(MIN)}$ .
- 2) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from  $t_{AOND}$ , which is interpreted differently per speed bin. For DDR2-667/800  $t_{AOND}$  is 2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.
- 3) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from  $t_{AOFD}$ , which is interpreted differently per speed bin. For DDR2-667/800, if  $t_{CK(avg)} = 3 \text{ ns}$  is assumed,  $t_{AOFD}$  is 1.5 ns (= 0.5 x 3 ns) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by counting the actual input clock edges.

## 3.6 $I_{DD}$ Specifications and Conditions

List of tables defining  $I_{DD}$  Specifications and Conditions.

<b>TABLE 15</b>		
$I_{DD}$ Measurement Conditions		
Parameter	Symbol	Note <sup>1)2)3)4)5)</sup>
<b>Operating Current 0</b> One bank Active - Precharge; $t_{CK} = t_{CK.MIN}$ , $t_{RC} = t_{RC.MIN}$ , $t_{RAS} = t_{RAS.MIN}$ , CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING.	$I_{DD0}$	
<b>Operating Current 1</b> One bank Active - Read - Precharge; $I_{OUT} = 0$ mA, BL = 4, $t_{CK} = t_{CK.MIN}$ , $t_{RC} = t_{RC.MIN}$ , $t_{RAS} = t_{RAS.MIN}$ , $t_{RCD} = t_{RCD.MIN}$ , AL = 0, CL = CL <sub>MIN</sub> ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING.	$I_{DD1}$	6)
<b>Precharge Standby Current</b> All banks idle; $\overline{CS}$ is HIGH; CKE is HIGH; $t_{CK} = t_{CK.MIN}$ ; Other control and address inputs are SWITCHING, Databus inputs are SWITCHING.	$I_{DD2N}$	
<b>Precharge Power-Down Current</b> Other control and address inputs are STABLE, Data bus inputs are FLOATING.	$I_{DD2P}$	
<b>Precharge Quiet Standby Current</b> All banks idle; $\overline{CS}$ is HIGH; CKE is HIGH; $t_{CK} = t_{CK.MIN}$ ; Other control and address inputs are STABLE, Data bus inputs are FLOATING.	$I_{DD2Q}$	
<b>Active Standby Current</b> Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL <sub>MIN</sub> ; $t_{CK} = t_{CK.MIN}$ ; $t_{RAS} = t_{RAS.MAX}$ , $t_{RP} = t_{RP.MIN}$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; $I_{OUT} = 0$ mA.	$I_{DD3N}$	
<b>Active Power-Down Current</b> All banks open; $t_{CK} = t_{CK.MIN}$ , CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to LOW (Fast Power-down Exit);	$I_{DD3P(0)}$	
<b>Active Power-Down Current</b> All banks open; $t_{CK} = t_{CK.MIN}$ , CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to HIGH (Slow Power-down Exit);	$I_{DD3P(1)}$	
<b>Operating Current - Burst Read</b> All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL <sub>MIN</sub> ; $t_{CK} = t_{CK.MIN}$ ; $t_{RAS} = t_{RAS.MAX}$ ; $t_{RP} = t_{RP.MIN}$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address inputs are SWITCHING; Data bus inputs are SWITCHING; $I_{OUT} = 0$ mA.	$I_{DD4R}$	6)
<b>Operating Current - Burst Write</b> All banks open; Continuous burst writes; BL = 4; AL = 0, CL = CL <sub>MIN</sub> ; $t_{CK} = t_{CK.MIN}$ ; $t_{RAS} = t_{RAS.MAX}$ , $t_{RP} = t_{RP.MAX}$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING;	$I_{DD4W}$	
<b>Burst Refresh Current</b> $t_{CK} = t_{CK.MIN}$ ; Refresh command every $t_{RFC} = t_{RFC.MIN}$ interval, CKE is HIGH, $\overline{CS}$ is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.	$I_{DD5B}$	
<b>Distributed Refresh Current</b> $t_{CK} = t_{CK.MIN}$ ; Refresh command every $t_{REFI} = t_{REFI}$ interval, CKE is LOW and $\overline{CS}$ is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.	$I_{DD5D}$	

Parameter	Symbol	Note <sup>1)2)3)4)5)</sup>
<b>Self-Refresh Current</b> CKE $\leq 0.2$ V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are FLOATING, Data bus inputs are FLOATING. $I_{\text{DD6}}$ current values are guaranteed up to $T_{\text{CASE}}$ of 85 °C max.	$I_{\text{DD6}}$	
<b>All Bank Interleave Read Current</b> All banks are being interleaved at minimum $t_{\text{RC}}$ without violating $t_{\text{RRD}}$ using a burst length of 4. Control and address bus inputs are STABLE during DESELECTS. $I_{\text{out}} = 0$ mA.	$I_{\text{DD7}}$	<sup>6)</sup>

- 1)  $V_{\text{DDQ}} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ;  $V_{\text{DD}} = 1.8 \text{ V} \pm 0.1 \text{ V}$
- 2)  $I_{\text{DD}}$  specifications are tested after the device is properly initialized and  $I_{\text{DD}}$  parameter are specified with ODT disabled.
- 3) Definitions for  $I_{\text{DD}}$  see **Table 16**
- 4) For two rank modules: All active current measurements in the same  $I_{\text{DD}}$  current mode. The other rank is in  $I_{\text{DD2P}}$  Precharge Power-Down Mode.
- 5) For details and notes see the relevant UnilC component data sheet.
- 6)  $I_{\text{DD1}}$ ,  $I_{\text{DD4R}}$  and  $I_{\text{DD7}}$  current measurements are defined with the outputs disabled ( $I_{\text{OUT}} = 0$  mA). To achieve this on module level the output buffers can be disabled using an EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH.

**TABLE 16**  
Definitions for  $I_{\text{DD}}$

Parameter	Description
LOW	$V_{\text{IN}} \leq V_{\text{IL(ac).MAX}}$ , HIGH is defined as $V_{\text{IN}} \geq V_{\text{IH(ac).MIN}}$
STABLE	Inputs are stable at a HIGH or LOW level.
FLOATING	Inputs are $V_{\text{REF}} = V_{\text{DDQ}} / 2$
SWITCHING	Inputs are changing between HIGH and LOW every other clock (once per 2 cycles) for address and control signals, and inputs changing between HIGH and LOW every other data transfer (once per cycle) for DQ signals not including mask or strobes.

**TABLE 17**

$I_{DD}$  Specification for HXSU2GT64280CE-25D

Product Type	HXSU2GT64280CE-25D	Unit	Note <sup>1)2)</sup>
Organization	2 GB		
	2 Rank (×8)		
	×64		
	-25D		
Symbol	Max.		
$I_{DD0}$	576	mA	3)
$I_{DD1}$	656	mA	3)
$I_{DD2N}$	672	mA	4)
$I_{DD2P}$	192	mA	4)
$I_{DD2Q}$	640	mA	4)
$I_{DD3N}$	896	mA	4)
$I_{DD3P\_0}$ (fast)	448	mA	4)
$I_{DD3P\_1}$ (slow)	464	mA	4)
$I_{DD4R}$	1256	mA	3)
$I_{DD4W}$	1280	mA	3)
$I_{DD5B}$	944	mA	3)
$I_{DD5D}$	208	mA	4)
$I_{DD6}$	192	mA	4)
$I_{DD7}$	1360	mA	3)


1) Calculated values from component data. ODT disabled.  $I_{DD1}$ ,  $I_{DD4R}$  and  $I_{DD7}$  are defined with the outputs disabled.

2)  $I_{DDX (rank)} = \text{Number of components} \times I_{DDX (component)}$

3)  $I_{DDX} = I_{DDX (rank)} + (\text{Rank}-1) \times I_{DD2P (rank)}$

4)  $I_{DDX} = \text{Rank} \times I_{DDX (rank)}$

## 4 Package Dimensions





# Contents

<b>1</b>	<b>Overview</b> .....	<b>3</b>
1.1	Features .....	3
1.2	Description .....	4
<b>2</b>	<b>Pin Configurations</b> .....	<b>5</b>
2.1	Pin Configurations .....	5
<b>3</b>	<b>Electrical Characteristics</b> .....	<b>12</b>
3.1	Absolute Maximum Ratings .....	12
3.2	Operating Conditions .....	13
3.3	Speed Grade Definitions .....	14
3.4	Component AC Timing Parameters .....	15
3.5	ODT AC Electrical Characteristics .....	20
3.6	I <sub>DD</sub> Specifications and Conditions .....	21
<b>4</b>	<b>Package Dimensions</b> .....	<b>24</b>

**Edition 2016-03**  
**Published by**  
**Xi'an UnilC Semiconductors Co., Ltd.**

**Xi'an: 4th Floor, Building A,**  
**No. 38 Gaoxin 6th Road,**  
**Xian High-tech Industries Development Zone**  
**Xi'an, Shanxi 710075, P. R. China**  
**Tel: +86-29-88318000**  
**Fax: +86-29-88453299**

**[info@unisemicon.com](mailto:info@unisemicon.com)**

**© UnilC 2011.**  
**All Rights Reserved.**

#### **Legal Disclaimer**

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, UNILC HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest UnilC Office.

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest UnilC Office.

UnilC Components may only be used in life-support devices or systems with the express written approval of UnilC, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

**[www.unisemicon.com](http://www.unisemicon.com)**